8/31/2007EECS150 Lab Lecture #11 EECS150 Intro. & CAD Tools EECS150 Fall 2007 Lab Lecture #1 Shah Bawany.

Slides:

Advertisements

Similar presentations

Beginning Keyboarding BSAD B252a to the orientation for the beginning keyboarding class! This presentation gives you important information about the course.

Advertisements

Useful Things to Know Norm. Administrative Midterm Grading Finished –Stats on course homepage –Pickup after this lab lec. –Regrade requests within 1wk.

1/20/2006EECS150 Lab Lecture #11 EECS150 Intro. & CAD Tools EECS150 Spring 2006 Lab Lecture #1 David Lin.

2/16/2007EECS150 Lab Lecture #51 Logic Analyzers EECS150 Spring 2007 – Lab Lecture #5 Shah Bawany.

2/17/2006EECS150 Lab Lecture #51 Logic Analyzers EECS150 Spring 2006 – Lab Lecture #5 David Lin Greg Gibeling.

2/9/2007EECS150 Lab Lecture #41 Debugging EECS150 Spring2007 – Lab Lecture #4 Laura Pelton Greg Gibeling.

02/10/06EECS150 Lab Lecture #41 Debugging EECS150 Spring 2006 – Lab Lecture #4 Philip Godoy Greg Gibeling.

1/19/2007EECS150 Lab Lecture #11 EECS150 Intro. & CAD Tools EECS150 Spring 2008 Lab Lecture #1 Ke Xu.

CPSC 203 Introduction to Computers Lab 21, 22 by Jie (Jeff) Gao Location: ES650.

Ten-Key Proficiency BSAD 264  to the orientation for the ten-key class!  This presentation gives you important information about the course. Press enter.

Lesson 4. Piano Man Verse A.  GO: For 10 points, Login immediately and go to Piano I: Lessons: Lesson 4a. Use this PowerPoint Slide to learn each hand.

ICS2O-Introduction to Computer Science Using the computers and asking questions. Things to remember in the lab.

10/31/2008EECS150 Lab Lecture #10 The Waveform Generator EECS150 Fall Lab Lecture #10 Chris Fletcher Adopted from slides designed by Chris Fletcher.

CS 115 TA Orientation Fall More students! Enrollment up to sections + night about 22% CS majors (50 on 8/16)

Guest Lecture by Ben Magstadt CprE 281: Digital Logic.

Guest Lecture by Ben Magstadt CprE 281: Digital Logic.

CS105 Lab 1 – Introduction Section: ??? TA: ??? ??? Announcements CITES Accounts Compass Netfiles Other Administrative Information CS105 Fall

ECE 461 Internetworking Instructor: Prof. Jörg Liebeherr University of Toronto.

Moodle (Course Management Systems). Assignments 1 Assignments are a refreshingly simple method for collecting student work. They are a simple and flexible.

How to Learn in This Course CS 5010 Program Design Paradigms “Bootcamp” Lesson 0.1 © Mitchell Wand, This work is licensed under a Creative Commons.

Welcome to the ESL Center and ESL 403. Goals ESL 403 – Spring 2015 Improve your writing Write paragraphs Meet with tutor Practice grammar Do well in your.

Parent Portal Also known as: The next best thing to being at school with your student!

Spring Introduction  Today’s tutorial focuses on introducing you to Xilinx ISE and Modelsim.  These tools are used for Verilog Coding Simulation.

Comments on Lab #4 Annotating Timing Diagrams Draw viewer’s attention to the points you are trying to show / verify –Important output states glitch or.

VHDL Project Specification Naser Mohammadzadeh. Schedule  due date: Tir 18 th 2.

1 An Update on Verilog Ξ – Computer Architecture Lab 28/06/2005 Kypros Constantinides.

LAB #2 Xilinix ISE Foundation Tools Schematic Capture “A Tutorial”

Beginning of Class Silence at the bell Look at the teacher Listen to Mrs. W.

Orientation #2 (Homework) Exercise Central – Sp

Welcome back to the ESL Center!. Today : 1. Intro to ESL 403 homepage 2. Register for Exercise Central 3. Workshop: formatting paragraphs.

How to Learn in This Course CS 5010 Program Design Paradigms “Bootcamp” Lesson 0.1 © Mitchell Wand, This work is licensed under a Creative Commons.

ECE 461 Internetworking Instructor: Prof. Jörg Liebeherr University of Toronto.

Fall 08, Oct 31ELEC Lecture 8 (Updated) 1 Lecture 8: Design, Simulation Synthesis and Test Tools ELEC 2200: Digital Logic Circuits Nitin Yogi

Instructor: Alexander Stoytchev CprE 281: Digital Logic.

Introductory project. Development systems Design Entry –Foundation ISE –Third party tools Mentor Graphics: FPGA Advantage Celoxica: DK Design Suite Design.

Computer Engineering 1502 Advanced Digital Design Professor Donald Chiarulli Computer Science Dept Sennott Square

CIS 842: Specification and Verification of Reactive Systems Lecture ADM: Course Administration Copyright , Matt Dwyer, John Hatcliff, Robby. The.

CPSC 203 Introduction to Computers T43, T46 & T68 TA: Jie (Jeff) Gao.

Computer Use Guidelines Business Lab. Computers are Important Tools! Internet Research Learning Software Word Processing Multimedia Presentations.

The UNIVERSITY of NORTH CAROLINA at CHAPEL HILL State Machines Anselmo Lastra.

CS151 Introduction to Digital Design Noura Alhakbani Prince Sultan University, College for Women.

 Classroom Norms & Procedures  This classroom is an environment where we all can learn. For that to happen, we have class norms (or expectations.

ASSIGNMENT 2 Salim Malakouti. Ticketing Website  User submits tickets  Admins answer tickets or take appropriate actions.

Teaching Digital Logic courses with Altera Technology

2/3/2006EECS150 Lab Lecture #31 Implementation of FSMs EECS150 Spring 2006 – Lab Lecture #3 Guang Yang Greg Gibeling.

2/2/07EECS150 Lab Lecture #31 Verilog Synthesis & FSMs EECS150 Spring 2007 – Lab Lecture #3 Brent Mochizuki Greg Gibeling.

CprE 281: Verilog Tutorial Ben Magstadt – Master’s Student Electrical Engineering.

Class of 2016 Senior Advisory 2/17/16. What’s next?

Course Information and Introductions Intro to Computer Science CS1510 Dr. Sarah Diesburg University of Northern Iowa 1.

Introduction to the FPGA and Labs

EGR 2131 Unit 4 Combinational Circuits: Analysis & Design

Instructor: Alexander Stoytchev

Student Monmouth College

Sai Zhang EEE 334 LAB 2017 Lab Web Site: Lab TAs: Sai Zhang

Getting Started with Programmable Logic

Digital Engineering Laboratory

EECS150 Intro & CAD Tools EECS150 Fall Lab Lecture #1

Logic Analyzers EECS150 Fall Lab Lecture #5 Arjun Singh

LAB #2 Xilinix ISE Foundation Tools Schematic Capture “A Tutorial”

EECS150 Fall 2007 – Lab Lecture #4 Shah Bawany

Debugging EECS150 Fall Lab Lecture #4 Sarah Swisher

ECE 554 Digital Engineering Laboratory Nam Sung Kim (Chunhua Yao –TA)

Debugging EECS150 Fall Lab Lecture #4 Sarah Swisher

Digital Engineering Laboratory

THE ECE 554 XILINX DESIGN PROCESS

Logic Analyzers EECS150 Fall Lab Lecture #5 Arjun Singh

Verilog Synthesis & FSMs

Digital Designs – What does it take

THE ECE 554 XILINX DESIGN PROCESS

Presentation transcript:

8/31/2007EECS150 Lab Lecture #11 EECS150 Intro. & CAD Tools EECS150 Fall 2007 Lab Lecture #1 Shah Bawany

8/31/2007EECS150 Lab Lecture #12 Today (1) EECS150 Intro. Labs & Lab Lecture Lab Policies Computers Lab Etiquette Website & Newsgroup Cardkeys

8/31/2007EECS150 Lab Lecture #13 Today (2) Lab #1 A Quick Introduction to CAD Verilog Testing & Verification CaLinx2

8/31/2007EECS150 Lab Lecture #14 Labs & Lab Lecture (1) Watching the slides. Projector. Plasma Screen. The LCD TVs (Channel 19, 21), audio included. Ask Questions! If anything is unclear, please ask. Otherwise, the labs are impossible. Try to read the labs ahead of time.

8/31/2007EECS150 Lab Lecture #15 Labs & Lab Lecture (2) Lab lecture slides are posted early on course schedule page. Lab ZIP file. Contains verilog, bit-files, etc… Also contains the lab assignment. The assignment. Read & understand it ahead of time. Do it, recording answers as needed. Get checked off.

8/31/2007EECS150 Lab Lecture #16 Labs & Lab Lecture (3) Checkoff Answer any questions on the lab. Prepare any requested demos. Write down the number of hours spent (does not affect your grade). A TA will sign off that you did the lab. You must get checked off by the first 10 minutes (xx:20) of YOUR next lab. No late credit!

8/31/2007EECS150 Lab Lecture #17 Labs & Lab Lecture (4) Solutions We will discuss the solution in the lab lecture after the labs.

8/31/2007EECS150 Lab Lecture #18 Lab Partners (1) Partners Labs #1-#3 will be done alone. Labs #4-#5 will be done in partners. But we encourage you to work with others starting from lab #1!

8/31/2007EECS150 Lab Lecture #19 Lab Partners (2) The project will be done in groups of 2. Find a partner you trust. Start thinking about it now. They must be in your lab section. You can switch, if necessary.

8/31/2007EECS150 Lab Lecture #110 Lab Policies Food & Drink Nowhere near the computers. You may eat at the small white tables. CLEAN UP AFTER YOURSELVES! Trash Trash goes in the white/gray bins. Recycling in the blue bins. CLEAN UP AFTER YOURSELVES!

8/31/2007EECS150 Lab Lecture #111 Computers (1) Computer Logins You should have received an account form during Lab 0 If you did not write your login on a sign-in sheet, please come to the TA desk following this lab lecture Do not modify the same code from 2 machines simultaneously

8/31/2007EECS150 Lab Lecture #112 Computers (2) Printing There are 3 printers: A, B, and C. Computers print to nearest printer. We have a finite amount of paper, so print double sided!!!

8/31/2007EECS150 Lab Lecture #113 Computers (3) Storage U:\ is your permanent storage. Available from all computers. Very slow, too slow to use for temp files. C:\users\ is local storage. DELETED WHEN YOU LOG OFF, along with desktop and all your settings! Copy files back to U:\ drive or lose it.

8/31/2007EECS150 Lab Lecture #114 Lab Etiquette Log off your machines when you leave Lab resources get more limited as the semester moves on If your computer is unattended for over 20 minutes, it’s considered abandoned and may be reset

8/31/2007EECS150 Lab Lecture #115 Cardkeys Cardkey responsibility. Don’t open the door for people who are not in CS150.

8/31/2007EECS150 Lab Lecture #116 Website & Newsgroup (1) The Website Check it every day. We assume you’ve seen news after 48 hrs! Assignments, labs, bug updates, etc. The Newsgroup ucb.class.cs150. Great for posting lab and HW questions. Don’t ask a question over if it’s appropriate for newsgroup. We may ignore your .

8/31/2007EECS150 Lab Lecture #117 Questions Labs & Lab Lecture Lab Policies Computers Cardkeys Website & Newsgroup Anything Administrative

8/31/2007EECS150 Lab Lecture #118 Quick Introduction to CAD (1) CAD Tools Synplify Pro. Xilinx Map & PAR Tools. ModelSim. CAD Tool Flow The tools and the order in which they are applied to a given design.

8/31/2007EECS150 Lab Lecture #119 Quick Introduction to CAD (3)

8/31/2007EECS150 Lab Lecture #120 assign Out = Q ^ In; (posedge Clock) begin if (Reset) Q <= 1’b0; else Q <= In; end Quick Introduction to CAD (4) Placed and Routed DesignVerilog Sketch on Napkin

8/31/2007EECS150 Lab Lecture #121 Quick Introduction to CAD (5) Steps to build a circuit Design the circuit (on paper). Write Verilog in Notepad. Simulate using ModelSim. Fix the bugs. Re-simulate using ModelSim. Synthesize. Program the board and cross your fingers.

8/31/2007EECS150 Lab Lecture #122 Verilog (1) What’s an HDL? Textual description of a circuit. Human and machine readable. Hierarchical. NOT A PROGRAM Describe what the circuit IS. Not what is DOES.

8/31/2007EECS150 Lab Lecture #123 Verilog (2) Behavioral HDL 2K-10K RTL HDL 1K-2K Gates Transistors Digital Design Productivity, in Gates/Week Source: DataQuest

8/31/2007EECS150 Lab Lecture #124 Testing & Verification (1) Develop a “Testbench” A non-synthesized simple verilog module. Drive inputs. Random Test Vectors. Targeted Test Vectors <- Preferred. Check outputs. Coverage is Key! How many potential problems were tested?

8/31/2007EECS150 Lab Lecture #125 Testing & Verification (2) *Circuit Under Test CUT* Test Bench inputs outputs CUT Test Bench generates inputs inputs outputs Test Bench observes outputs prints text messages

8/31/2007EECS150 Lab Lecture #126 Testing & Verification (3) ModelSim does “Functional Simulation”. Great for debugging! Does not account for timing. Xilinx PAR Tools Know More. After place and route, can extract timing.

8/31/2007EECS150 Lab Lecture #127 Testing & Verification (4) Hardware Verification A long slow process. We prefer careful simulation earlier on.

8/31/2007EECS150 Lab Lecture #128 A Little Advice Do the Prelab. Read the online tool tutorials. Otherwise this lab is very long. Take this lab seriously. You’ll need to know all this by heart to pass this class with your sanity intact.

8/31/2007EECS150 Lab Lecture #129 CaLinx2 Board Indicates Connection Power Switch FPGA SW9 SW10 LEDs SW1-3,5 Must be OFF

8/31/2007EECS150 Lab Lecture #130 Conclusion Read the Tutorials. sp06/Documents.php sp06/Documents.php There are tutorials on EVERY CAD TOOL YOU NEED. Manage Your Files. Remember to copy back to U:\. Clean Xilinx projects before saving. Please ask questions.