Diagnostic and Detection Fault Collapsing for Multiple Output Circuits Raja K. K. R. Sandireddy and Vishwani D. Agrawal Dept. Of Electrical and Computer.

Slides:



Advertisements
Similar presentations
An Algorithm for Diagnostic Fault Simulation Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama USA 13/29/2010IEEE LATW 10.
Advertisements

10/28/2009VLSI Design & Test Seminar1 Diagnostic Tests and Full- Response Fault Dictionary Vishwani D. Agrawal ECE Dept., Auburn University Auburn, AL.
Fault Equivalence Number of fault sites in a Boolean gate circuit is = #PI + #gates + # (fanout branches) Fault equivalence: Two faults f1.
1 Dictionary-Less Defect Diagnosis as Surrogate Single Stuck-At Faults Chidambaram Alagappan Vishwani D. Agrawal Department of Electrical and Computer.
9-Oct-2002Prasad et al., ITC'021 A New Algorithm for Global Fault Collapsing into Equivalence and Dominance Sets A. V. S. S. Prasad Agere Systems, Bangalore.
1 A Random Access Scan Architecture to Reduce Hardware Overhead Anand S. Mudlapur Vishwani D. Agrawal Adit D. Singh Department of Electrical and Computer.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 13/12alt1 Lecture 13 Sequential Circuit ATPG Time-Frame Expansion (Lecture 12alt in the Alternative.
1 Lecture 10 Sequential Circuit ATPG Time-Frame Expansion n Problem of sequential circuit ATPG n Time-frame expansion n Nine-valued logic n ATPG implementation.
Nov. 21, 2006ATS'06 1 Spectral RTL Test Generation for Gate-Level Stuck-at Faults Nitin Yogi and Vishwani D. Agrawal Auburn University, Department of ECE,
Compaction of Diagnostic Test Set for a Full-Response Dictionary Mohammed Ashfaq Shukoor Vishwani D. Agrawal 18th IEEE North Atlantic Test Workshop, 2009.
Partial Implications, etc.
3/30/05Agrawal: Implication Graphs1 Implication Graphs and Logic Testing Vishwani D. Agrawal James J. Danaher Professor Dept. of ECE, Auburn University.
Minimum Dynamic Power CMOS Circuit Design by a Reduced Constraint Set Linear Program Tezaswi Raja Vishwani Agrawal Michael L. Bushnell Rutgers University,
Diagnostic Test Generation and Fault Simulation Algorithms for Transition Faults Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama
Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama /13/2010 NATW 10 1 A Diagnostic Test Generation System.
A Diagnostic Test Generation System Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama USA Nov. 3rdITC
Reduced Complexity Test Generation Algorithms for Transition Fault Diagnosis Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama USA.
May 11, 2006High-Level Spectral ATPG1 High-Level Test Generation for Gate-level Fault Coverage Nitin Yogi and Vishwani D. Agrawal Auburn University Department.
6/11/2015A Fault-Independent etc…1 A Fault-Independent Transitive Closure Algorithm for Redundancy Identification Vishal J. Mehta Kunal K. Dave Vishwani.
Dec. 19, 2005ATS05: Agrawal and Doshi1 Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849,
Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849, USA Vishwani D. Agrawal Alok S. Doshi.
Sep. 30, 2003Agrawal: ITC'031 Fault Collapsing Via Functional Dominance Vishwani D. Agrawal Rutgers University, ECE Dept., Piscataway, NJ 08854, USA
6/17/2015Spectral Testing1 Spectral Testing of Digital Circuits An Embedded Tutorial Vishwani D. Agrawal Agere Systems Murray Hill, NJ 07974, USA
August 29, 2003Agrawal: VDAT'031 It is Sufficient to Test 25% of Faults Vishwani D. Agrawal Rutgers University, ECE Dept., Piscataway, NJ 08854, USA
A Two Phase Approach for Minimal Diagnostic Test Set Generation Mohammed Ashfaq Shukoor Vishwani D. Agrawal 14th IEEE European Test Symposium Seville,
ELEC 7250 Term Project Presentation Khushboo Sheth Department of Electrical and Computer Engineering Auburn University, Auburn, AL.
Spring 07, Feb 8 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Logic Equivalence Vishwani D. Agrawal James J.
Hierarchical Fault Collapsing for Logic Circuits Thesis Advisor:Vishwani D. Agrawal Committee Members:Victor P. Nelson, Charles E. Stroud Dept. of ECE,
Jan. 9, 2007 VLSI Design Conference Spectral RTL Test Generation for Microprocessors Nitin Yogi and Vishwani D. Agrawal Auburn University Department.
Dec. 29, 2005Texas Instruments (India)1 Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849,
1 ITC-07 Paper /25/2007 Estimating Stuck Fault Coverage in Sequential Logic Using State Traversal and Entropy Analysis Soumitra Bose Design Technology,
1 Fault Nodes in Implication Graph for Equivalence/Dominance Collapsing, and Identifying Untestable and Independent Faults R. Sethuram
Using Hierarchy in Design Automation: The Fault Collapsing Problem Raja K. K. R. Sandireddy Intel Corporation Hillsboro, OR 97124, USA
Independence Fault Collapsing
Exclusive Test and its Application to Fault Diagnosis Vishwani D. Agrawal Dong Hyun Baik Yong C. Kim Kewal K. Saluja Kewal K. Saluja.
Jan 6-10th, 2007VLSI Design A Reduced Complexity Algorithm for Minimizing N-Detect Tests Kalyana R. Kantipudi Vishwani D. Agrawal Department of Electrical.
Aug. 13, 2005Mudlapur et al.: VDAT'051 A Novel Random Access Scan Flip-Flop Design Anand S. Mudlapur Vishwani D. Agrawal (Speaker) Adit D. Singh Department.
Partial Scan Design with Guaranteed Combinational ATPG Vishwani D. Agrawal Agere Systems, Circuits and Systems Research Lab Murray Hill, NJ 07974, USA.
04/25/2006 ELEC 7250 Final Project: Jie Qin 1 Logic Simulator for Combinational Circuit Jie Qin Dept. of Electrical and Computer Engineering Auburn University,
March 17, 2008Southeastern Symposium on System Theory (SSST) 2008, March 16-18, New Orleans, Louisiana 1 Nitin Yogi and Dr. Vishwani D. Agrawal Auburn.
Using Hierarchy in Design Automation: The Fault Collapsing Problem Raja K. K. R. Sandireddy Intel Corporation Hillsboro, OR 97124, USA
May 13, 2005Sandireddy & Agrawal: Hierarchy in Fault Collapsing 1 Use of Hierarchy in Fault Collapsing Raja K. K. R. Sandireddy Intel Corporation Hillsboro,
Jan. 6, 2006VLSI Design '061 On the Size and Generation of Minimal N-Detection Tests Kalyana R. Kantipudi Vishwani D. Agrawal Department of Electrical.
February 4, 2009Shukoor: MS Thesis Defense1 Fault Detection and Diagnostic Test Set Minimization Master’s Defense Mohammed Ashfaq Shukoor Dept. of ECE,
Independence Fault Collapsing and Concurrent Test Generation Thesis Advisor: Vishwani D. Agrawal Committee Members: Victor P. Nelson, Charles E. Stroud.
Oct. 5, 2001Agrawal, Kim and Saluja1 Partial Scan Design With Guaranteed Combinational ATPG Vishwani D. Agrawal Agere Systems Processor Architectures and.
Dominance Fault Collapsing of Combinational Circuits By Kalpesh Shetye & Kapil Gore ELEC 7250, Spring 2004.
Jan. 11, '02Kim, et al., VLSI Design'021 Mutiple Faults: Modeling, Simulation and Test Yong C. Kim University of Wisconsin, Dept. of ECE, Madison, WI 53706,
March 6, th Southeastern Symposium on System Theory1 Transition Delay Fault Testing of Microprocessors by Spectral Method Nitin Yogi and Vishwani.
Using Contrapositive Law in an Implication Graph to Identify Logic Redundancies Kunal K. Dave ATI Research INC. Vishwani D. Agrawal Dept. of ECE, Auburn.
Muralidharan Venkatasubramanian Vishwani D. Agrawal
April 3, 2003Agrawal: Fault Collapsing1 Hierarchical Fault Collapsing; Functional Equivalences and Dominances Vishwani D. Agrawal Rutgers University, Dept.
VTS 2012: Zhao-Agrawal1 Net Diagnosis using Stuck-at and Transition Fault Models Lixing Zhao* Vishwani D. Agrawal Department of Electrical and Computer.
Fault Models, Fault Simulation and Test Generation Vishwani D. Agrawal Department of ECE, Auburn University Auburn, AL 36849, USA
Vishwani D. Agrawal Auburn University, Dept. of Elec. & Comp. Engg. Auburn, AL 36849, U.S.A. Nitin Yogi NVIDIA Corporation, Santa Clara, CA th.
Copyright 2001, Agrawal & BushnellLecture 6: Sequential ATPG1 VLSI Testing Lecture 6: Sequential ATPG n Problem of sequential circuit ATPG n Time-frame.
Copyright 2001, Agrawal & BushnellLecture 6:Fault Simulation1 VLSI Testing Lecture 6: Fault Simulation Dr. Vishwani D. Agrawal James J. Danaher Professor.
November 25Asian Test Symposium 2008, Nov 24-27, Sapporo, Japan1 Sequential Circuit BIST Synthesis using Spectrum and Noise from ATPG Patterns Nitin Yogi.
Fault Models, Fault Simulation and Test Generation Vishwani D. Agrawal Department of ECE, Auburn University Auburn, AL 36849, USA
July 10, th VLSI Design and Test Symposium1 BIST / Test-Decompressor Design using Combinational Test Spectrum Nitin Yogi Vishwani D. Agrawal Auburn.
Speaker: Nansen Huang VLSI Design and Test Seminar (ELEC ) March 9, 2016 Simulation-Based Equivalence Checking.
ELEC Digital Logic Circuits Fall 2014 Logic Testing (Chapter 12)
Automatic Test Generation for Combinational Circuits
VLSI Testing Lecture 8: Sequential ATPG
Fault Collapsing via Functional Dominance
A Primal-Dual Solution to Minimal Test Generation Problem
VLSI Testing Lecture 3: Fault Modeling
ELEC Digital Logic Circuits Fall 2015 Logic Testing (Chapter 12)
Theorems on Redundancy Identification
A Random Access Scan Architecture to Reduce Hardware Overhead
Presentation transcript:

Diagnostic and Detection Fault Collapsing for Multiple Output Circuits Raja K. K. R. Sandireddy and Vishwani D. Agrawal Dept. Of Electrical and Computer Engineering, Auburn University, Auburn, AL USA.

2 Outline  Introduction  Fault Equivalence and Fault Dominance  Functional collapsing  Fault Equivalence and Dominance definitions  Results of functional collapsing  Hierarchical fault collapsing  Conclusions and Future work.

3 Equivalence R Structural equivalence 1 : Two faults f 1 and f 2 are said to be R structurally equivalent if they produce the same reduced circuit graph [netlist] when faulty values are implied and constant edges [signals] are removed. Functional equivalence 1 : Two faults f 1 and f 2 are said to be functionally equivalent if they modify the Boolean function of the circuit in the same way, i.e., they yield the same output functions. 1 E. J. McCluskey and F. W. Clegg, “Fault Equivalence in Combinational Logic Networks,” IEEE Trans. Computers, vol. C-20, no. 11, Nov. 1971, pp

4 Structural Dominance A fault f i is said to dominate fault f j if the faults are equivalent with respect to test set of fault f j. a 0 a 1 b 0 b 1 c 0 c 1 Equivalence collapsed set = {a 0, b 0, c 0, c 1 } Dominance collapsed set = {a 0, b 0, c 1 } Example: Full adder circuit. Total faults: 60 Structural equivalence collapsed set 2, 3 = 38 (0.63) Structural dominance collapsed set 3 = 30 (0.5) 2 Using Hitec, 3 Using Fastest

5 Functional Dominance 4 F1F1 F0F0 F2F2 Z If the fault introduced in block F 1 dominates the fault in block F 2, then Z is always 0. 4 V. D. Agrawal, A. V. S. S. Prasad, and M. V. Atre, “Fault Collapsing via Functional Dominance,” Proc. International Test Conf., 2003, pp For the full adder, functional dominance collapsed set = 12 (0.20) {Structural equiv. = 38, Structural dom. = 30, Functional equiv.= 23}

6 Equivalence Definitions For multiple output circuits,  Diagnostic Equivalence - Two faults of a Boolean circuit are called diagnostically equivalent if and only if the functions of the two faulty circuits are identical at each output.  Detection Equivalence - Two faults are called detection equivalent if and only if all tests that detect one fault also detect the other fault, not necessarily at the same output. Y Z A B c s-a-0 The faults c 0 and Y 0 are detection equivalent faults, but not diagnostic equivalent. For the full adder, diagnostic equivalence collapsed set = 26 (0.43), detection equivalence collapsed set = 23 (0.38) {Structural equiv. = 38, Structural dom. = 30, Functional equiv.= 26, Functional dom.= 12}

7 Dominance Definitions  Fault Dominance 5 - A fault f i is said to dominate fault f j if (a) the set of all vectors that detects fault f j is a subset of all vectors that detects fault f i and (b) each vector that detects f j implies identical values at the corresponding outputs of faulty versions of the circuit. Conventionally dominance is defined as:  A fault f i is said to dominate fault f j if the faults are equivalent with respect to test set of fault f j.  If all tests of fault f j detect another fault f i, then f i is said to dominate f j. 5 J. F. Poage, “Derivation of Optimum Tests to Detect Faults in Combinational Circuits", Proc. Symposium on Mathematical Theory of Automata, 1962, pp

8 Dominance Definitions contd. For multiple output circuits, the two possible interpretations of dominance:  Diagnostic dominance - If all tests of a fault f 1 detect another fault f 2 on the exact same outputs where f 1 was detected, then f 2 is said to diagnostically dominate f 1.  Detection dominance - If all tests of a fault f 1 detect another fault f 2, irrespective of the output where f 1 was detected, then f 2 is said to detection dominate f 1. Diagnostic dominance implies detection dominance. For the full adder, diagnostic dominance collapsed set = 12 (0.2) detection dominance collapsed set = 6 (0.1) {Structural equiv. = 38, Structural dom. = 30, Diagnostic equiv.= 26, Detection equiv.= 23}

9 Results: Functional Collapsing Circuit Name All Faults Number of Collapsed Faults (Collapse Ratio) StructuralFunctional 4 Functional Collapsing – New Results Diagnostic Criterion Detection Criterion Equiv. 2 Dom. 3 Equiv.Dom.Equiv.Dom.Equiv.Dom. XOR24 16 (0.67) 13 (0.54) 10 (0.42) 4 (0.17) 10 (0.42) 4 (0.17) 10 (0.42) 4 (0.17) Full Adder (0.63) 30 (0.50) 26 (0.43) 14 (0.23) 26 (0.43) 12 (0.20) 23 (0.38) 6 (0.10) 8-bit Adder (0.62) 226 (0.49) 194 (0.42) 112 (0.24) 194 (0.42) 96 (0.21) 191 (0.41) 48 (0.10) ALU (74181) (0.60) 248 (0.49) (0.50) 155 (0.31) 234 (0.47) 92 (0.18) 2 Using Hitec (obtained from Univ. of Illinois at Urbana-Champaign) 3 Using Fastest (obtained from Univ. of Wisconsin at Madison) 4 Agrawal et al. ITC’03

10 Results: Test Vectors Circuit No. of test vectors (no. of target faults) StructuralFunctional – New Results EquivalenceDominance Diagnostic Dominance Detection Dominance Full Adder6 (38)6 (30)7 (12)6 (6) 8-bit Adder33 (290)28 (226)32 (96)28 (48) ALU44 (293)44 (240)39 (147)38 (84) Test vectors obtained using Gentest ATPG 6. 6 W. T. Cheng and T. J. Chakraborty, “Gentest: An Automatic Test Generation System for Sequential Circuits,” Computer, vol. 22, no. 4, pp. 43–49, April 1989.

11 Hierarchical Fault Collapsing Total Faults: Full Adder: 60, 64-bit Adder: 3714, 1024-bit Adder: 59394, c432:1116, c499:2646 Detection collapsing can be used only for those sub- circuits whose outputs are POs at the top-level.

12 CPU time (sec) for hierarchical collapsing Flattened (Hitec) Flattened (Our Program) Hierarchical (two-level) Hierarchical (multi-level)

13 Conclusions  Diagnostic and detection collapsing should be used only with smaller circuits.  Collapse ratios using detection dominance collapsing is about 10-20%.  Hierarchical fault collapsing:  Better (lower) collapse ratios due to functional collapsed library  Order of magnitude reduction in collapse time.  Smaller fault sets:  Fewer test vectors  Reduced fault simulation effort  Easier fault diagnosis.  Use caution when using dominance collapsing!!

14 Future Work  Generate fault collapsing library of standard cells (Mentor Graphics, etc.).  Efficient redundancy detection program.  Customized ATPG to obtain minimal test vector set.