Penn ESE 535 Spring 2008 -- DeHon 1 ESE535: Electronic Design Automation Day 20: April 16, 2008 Routing 2 (Pathfinder)

Slides:



Advertisements
Similar presentations
CALTECH CS137 Fall DeHon 1 CS137: Electronic Design Automation Day 19: November 21, 2005 Scheduling Introduction.
Advertisements

CALTECH CS137 Fall DeHon 1 CS137: Electronic Design Automation Day 22: December 2, 2005 Routing 2 (Pathfinder)
EDA (CS286.5b) Day 10 Scheduling (Intro Branch-and-Bound)
Penn ESE 535 Spring DeHon 1 ESE535: Electronic Design Automation Day 12: February 23, 2011 Routing 2 (Pathfinder)
CALTECH CS137 Winter DeHon CS137: Electronic Design Automation Day 14: March 3, 2004 Scheduling Heuristics and Approximation.
1 EE5900 Advanced Embedded System For Smart Infrastructure Static Scheduling.
CMSC 471 Spring 2014 Class #4 Thu 2/6/14 Uninformed Search Professor Marie desJardins,
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 11: March 4, 2008 Placement (Intro, Constructive)
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 17: April 2, 2008 Scheduling Introduction.
Penn ESE Spring DeHon 1 ESE (ESE534): Computer Organization Day 21: April 2, 2007 Time Multiplexing.
MAE 552 – Heuristic Optimization Lecture 27 April 3, 2002
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 9: February 20, 2008 Partitioning (Intro, KLFM)
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 2: January 23, 2008 Covering.
EDA (CS286.5b) Day 5 Partitioning: Intro + KLFM. Today Partitioning –why important –practical attack –variations and issues.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 21: April 15, 2009 Routing 1.
Penn ESE Fall DeHon 1 ESE (ESE534): Computer Organization Day 19: March 26, 2007 Retime 1: Transformations.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 7: February 11, 2008 Static Timing Analysis and Multi-Level Speedup.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 19: April 9, 2008 Routing 1.
EDA (CS286.5b) Day 11 Scheduling (List, Force, Approximation) N.B. no class Thursday (FPGA) …
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 5: February 2, 2009 Architecture Synthesis (Provisioning, Allocation)
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 16: March 23, 2009 Covering.
EDA (CS286.5b) Day 14 Routing (Pathfind, netflow).
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 12: March 2, 2009 Sequential Optimization (FSM Encoding)
EDA (CS286.5b) Day 19 Covering and Retiming. “Final” Like Assignment #1 –longer –more breadth –focus since assignment #2 –…but ideas are cummulative –open.
Penn ESE 535 Spring DeHon 1 ESE535: Electronic Design Automation Day 22: April 20, 2009 Routing 2 (Pathfinder)
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 15: March 18, 2009 Static Timing Analysis and Multi-Level Speedup.
Lecture 5: FPGA Routing September 17, 2013 ECE 636 Reconfigurable Computing Lecture 5 FPGA Routing.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 5: February 2, 2009 Architecture Synthesis (Provisioning, Allocation)
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 8: February 13, 2008 Retiming.
ECE 506 Reconfigurable Computing Lecture 8 FPGA Placement.
Introduction to Routing. The Routing Problem Apply after placement Input: –Netlist –Timing budget for, typically, critical nets –Locations of blocks and.
Escape Routing For Dense Pin Clusters In Integrated Circuits Mustafa Ozdal, Design Automation Conference, 2007 Mustafa Ozdal, IEEE Trans. on CAD, 2009.
ESE Spring DeHon 1 ESE534: Computer Organization Day 19: April 7, 2014 Interconnect 5: Meshes.
CALTECH CS137 Winter DeHon 1 CS137: Electronic Design Automation Day 2: January 6, 2006 Spatial Routing.
Solving Hard Instances of FPGA Routing with a Congestion-Optimal Restrained-Norm Path Search Space Keith So School of Computer Science and Engineering.
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 5: Global Routing © KLMH Lienig 1 EECS 527 Paper Presentation High-Performance.
CALTECH CS137 Winter DeHon CS137: Electronic Design Automation Day 12: February 13, 2002 Scheduling Heuristics and Approximation.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 9: February 16, 2015 Scheduling Variants and Approaches.
Penn ESE 535 Spring DeHon 1 ESE535: Electronic Design Automation Day 14: March 16, 2015 Routing 2 (Pathfinder)
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 24: April 18, 2011 Covering and Retiming.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 10: February 18, 2015 Architecture Synthesis (Provisioning, Allocation)
Goal Programming Linear program has multiple objectives, often conflicting in nature Target values or goals can be set for each objective identified Not.
CALTECH CS137 Winter DeHon CS137: Electronic Design Automation Day 7: February 3, 2002 Retiming.
Lecture 3: Uninformed Search
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 23: April 20, 2015 Static Timing Analysis and Multi-Level Speedup.
CALTECH CS137 Winter DeHon CS137: Electronic Design Automation Day 13: February 20, 2002 Routing 1.
Penn ESE534 Spring DeHon 1 ESE534: Computer Organization Day 18: April 2, 2014 Interconnect 4: Switching.
Operational Research & ManagementOperations Scheduling Economic Lot Scheduling 1.Summary Machine Scheduling 2.ELSP (one item, multiple items) 3.Arbitrary.
CALTECH CS137 Spring DeHon 1 CS137: Electronic Design Automation Day 5: April 12, 2004 Covering and Retiming.
CALTECH CS137 Winter DeHon CS137: Electronic Design Automation Day 14: February 27, 2002 Routing 2 (Pathfinder)
1 EE5900 Advanced Embedded System For Smart Infrastructure Static Scheduling.
Graph Search II GAM 376 Robin Burke. Outline Homework #3 Graph search review DFS, BFS A* search Iterative beam search IA* search Search in turn-based.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 6: January 30, 2013 Partitioning (Intro, KLFM)
FPGA Routing Pathfinder [Ebeling, et al., 1995] Introduced negotiated congestion During each routing iteration, route nets using shortest.
CALTECH CS137 Winter DeHon CS137: Electronic Design Automation Day 13: March 1, 2003 Scheduling Introduction.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 20: April 4, 2011 Static Timing Analysis and Multi-Level Speedup.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 15: March 13, 2013 High Level Synthesis II Dataflow Graph Sharing.
Brian Williams, Fall 041 Analysis of Uninformed Search Methods Brian C. Williams Sep 21 st, 2004 Slides adapted from: Tomas Lozano Perez,
CALTECH CS137 Winter DeHon CS137: Electronic Design Automation Day 11: February 11, 2002 Scheduling Introduction.
CALTECH CS137 Fall DeHon 1 CS137: Electronic Design Automation Day 21: November 28, 2005 Routing 1.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 25: April 17, 2013 Covering and Retiming.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 5: January 31, 2011 Scheduling Variants and Approaches.
CS137: Electronic Design Automation
CS137: Electronic Design Automation
ESE535: Electronic Design Automation
ESE535: Electronic Design Automation
ESE535: Electronic Design Automation
ESE535: Electronic Design Automation
CS137: Electronic Design Automation
CS137: Electronic Design Automation
Presentation transcript:

Penn ESE 535 Spring DeHon 1 ESE535: Electronic Design Automation Day 20: April 16, 2008 Routing 2 (Pathfinder)

Penn ESE 535 Spring DeHon 2 Today Routing –Pathfinder graph based global routing simultaneous global/detail

Penn ESE 535 Spring DeHon 3 Global Routing Problem: Find sequence of channels for all routes –minimizing channel sizes –minimize max channel size –meeting channel capacity limits

Penn ESE 535 Spring DeHon 4 Global  Graph Graph Problem on routes through regions w

Penn ESE 535 Spring DeHon 5 Global/Detail With limited switching (e.g. FPGA) –can represent routing graph exactly

Penn ESE 535 Spring DeHon 6 Routing in Graph Find (shortest/available) path between source and sink –search problem (e.g. BFS, Alpha-Beta)

Penn ESE 535 Spring DeHon 7 Easy? Finding a path is moderately easy What’s hard? –Can I just iterate and pick paths?

Penn ESE 535 Spring DeHon 8 Example s1s3s2 d2d1d3 All links capacity 1 si disi di

Penn ESE 535 Spring DeHon 9 Challenge Satisfy all routes simultaneously Routes share potential resources Greedy/iterative –not know who needs will need which resources –i.e. resource/path choice looks arbitrary –…but earlier decisions limit flexibility for later like scheduling –order effect result s1s3s2 d2d1d3

Penn ESE 535 Spring DeHon 10 Negotiated Congestion Old idea –try once –see where we run into problems –undo problematic/blocking allocation rip-up –use that information to redirect/update costs on subsequent trials retry

Penn ESE 535 Spring DeHon 11 Negotiated Congestion Here –route signals –allow overuse –identify overuse and encourage signals to avoid reroute signals based on overuse/past congestion

Penn ESE 535 Spring DeHon 12 Basic Algorithm Route signals along minimum cost path If congestion/overuse –assign higher cost to congested resources Repeat until done

Penn ESE 535 Spring DeHon 13 Key Idea Congested paths/resources become expensive When there is freedom –future routes, with freedom to avoid congestion will avoid it When there is less freedom –must take congested routes Routes which must use congested resources will, while others will chose uncongested paths

Penn ESE 535 Spring DeHon 14 Cost Function (1) PathCost=  (link costs) LinkCost = base  f(#routes using, time) Base cost of resource –E.g. delay of resource –Encourage minimum resource usage (minimum length path, if possible) –minimizing delay = minimizing resources Congestion –penalizes (over) sharing –increase sharing penalty over time s1s3s2 d2d1d =8

Penn ESE 535 Spring DeHon 15 Example (first order congestion) Base costs (delays) s1s3s2 d2d1d Capacity

Penn ESE 535 Spring DeHon 16 Example (first order congestion) s1s3s2 d2d1d Base costs (delays) Capacity All, individual routes prefer middle; create congestion

Penn ESE 535 Spring DeHon 17 Example (first order congestion) s1s3s2 d2d1d Base costs (delays) Capacity Reroute, avoid congestion

Penn ESE 535 Spring DeHon 18 Example (need for history) Base costs (delays) Capacity Need to redirect uncongested paths; how encourage? s1s2 d2d s3 d3 1 s4 d

Penn ESE 535 Spring DeHon 19 Example (need for history) Cannot route s3  d3 s1s2 d2d s3 d Local congestion alone won’t drive in right directions. Both paths equal cost …neither resolves problem. May ping-pong back and forth. (can imagine longer chain like this) s4 d

Penn ESE 535 Spring DeHon 20 Cost Function (2) Cost = (base + history)*f(#resources,time) History –avoid resources with history of congestion

Penn ESE 535 Spring DeHon 21 Example (need for history) S3  d3 and s4  d4 initially ping-pong Builds up congestion history on path 3 and 4 Eventually makes path 3 and 4 more expensive than path 1; …resolves conflict…  Adaptive cost scheme. s1s2 d2d s3 d s4 d

Penn ESE 535 Spring DeHon 22 What about delay? Existing formulation uses delay to reduces resources, but doesn’t directly treat Want: –prioritize critical path elements for shorter delay –allow nodes with slack to take longer paths

Penn ESE 535 Spring DeHon 23 Cost Function (Delay) Cost= –W(edge)*delay + (1-W(edge))*congest –congest as before (base+history)*f(#signals,time) W(edge) = D(edge)/Dmax –1 for edge on critical path critical path –<1 for paths with slack Use W(edge) to order routes Update critical path and W each round

Penn ESE 535 Spring DeHon 24 Convergence Chan+Schlag [FPGA’2000] –cases where doesn’t converge –special case of bipartite graphs converge if incremental or if prefer uncongested to least history cost theory (continuous) –only reroute overflow –converge in O(|E|) reroutes –But then have fractional routes…

Penn ESE 535 Spring DeHon 25 Rerouting Default: reroute everything Can get away rerouting only congested nodes –if keep routes in place –history force into new tracks causing greedy/uncongested routes to be rerouted

Penn ESE 535 Spring DeHon 26 Rerouting Effect of only reroute congested? –maybe more iterations (not reroute a signal until congested) –less time –? Better convergence –? Hurt quality? (not see strong case for) –…but might hurt delay quality Maybe followup rerouting everything once clear up congesiton?

Penn ESE 535 Spring DeHon 27 Run Time? Route |E| edges Each path search O(|E graph |) worst case –…generally less Iterations?

Penn ESE 535 Spring DeHon 28 Quality and Runtime Experiment For Synthetic netlists on HSRA –Expect to be worst-case problems Number of individual route trials limited (measured) as multiple of nets in design –(not measuring work per route trial)

Penn ESE 535 Spring DeHon 29 Quality: fixed runtime

Penn ESE 535 Spring DeHon 30 Quality Target

Penn ESE 535 Spring DeHon 31 Quality vs. Time

Penn ESE 535 Spring DeHon 32 Conclusions? Iterations increases with N Quality degrade as we scale?

Penn ESE 535 Spring DeHon 33 Search Ordering Default: breadth first search for shortest –O(total-paths) –O(N p ) for HSRA Alternately: use A*: –estimated costs/path length, prune candidates earlier –can be more depth first (search promising paths as long as know can’t be worse)

Penn ESE 535 Spring DeHon 34 Search: one-side vs. two-sides One-side vs. Two-sides

Penn ESE 535 Spring DeHon 35 Search: Oblivious vs. Directed (BFS vs. A*)

Penn ESE 535 Spring DeHon 36 Single-side, Directed (A*) Only expand search windows as prove necessary to have longer route.

Penn ESE 535 Spring DeHon 37 Searching In general: –greedy/depth first searching find a path faster may be more expensive – (not least delay, congest cost) –tradeoff by weighting estimated delay on remaining path vs. cost to this point control greediness of router –More greedy is faster at cost of less optimal paths (wider channels) 40% W  10x time reduction [Tessier/thesis’98]

Penn ESE 535 Spring DeHon 38 Searching Use alpha-beta like search –Always expanded (deepen) along shortest …as long as can prove no other path will dominate –Uncongested: takes O(path-length) time –Worst-case reduces to breadth-first O(total-paths) O(N p ) for HSRA

Penn ESE 535 Spring DeHon 39 Domain Negotiation For Conventional FPGAs (and many networks) –path freedom bushy in middle low on endpoints

Penn ESE 535 Spring DeHon 40 Mesh Expand

Penn ESE 535 Spring DeHon 41 Multistage/Benes Switches in all paths 0000 to 1111

Penn ESE 535 Spring DeHon 42 Conventional FPGA Domains Called: subset disjoint

Penn ESE 535 Spring DeHon 43 Conventional FPGA Domains Called: subset disjoint

Penn ESE 535 Spring DeHon 44 Domain Routing No point in searching along an entire path from source Just to find it’s heavily congested at sink (SRC) sink

Penn ESE 535 Spring DeHon 45 HSRA Domains

Penn ESE 535 Spring DeHon 46 Domain Negotiation Path bottlenecks exist at both endpoints Most critical place for congestion Most efficient: work search from both ends –more limiting in A*/Alpha-Beta search –focus on paths with least (no) congestion on endpoints first –FPGAs -- picking “domain” first –otherwise paths may look equally good up to end (little pruning)

Penn ESE 535 Spring DeHon 47 Summary Finding short path easy/well known Complication: need to route set of signals –who gets which path? –Arbitrary decisions earlier limit options later Idea: iterate/relax using congestion history –update path costs based on congestion Cost adaptive to route –reroute with new costs Accommodate delay and congestion

Penn ESE 535 Spring DeHon 48 Admin SEAS Course Questionnaires Reading: online Assignments

Penn ESE 535 Spring DeHon 49 Big Ideas Exploit freedom Technique: –Graph algorithms (BFS, DFS) –Search techniques (A*, Alpha-Beta) –Iterative improvement/relaxation –Adaptive cost refinement