CS 140 Lecture 7 Professor CK Cheng 10/17/02. Combinational Logic  Complete set of gates  Other types of gates 1)XOR 2)NAND / NOR 3)Block Diagram Transfers.

Slides:



Advertisements
Similar presentations
Logic Gates.
Advertisements

Instructor Dr Sameh Abdulatif
Q R Flip Flops ATS 電子部製作 S Q For a NOR gate, the output would be logic 1 only when both the inputs are 0 : AB F A B F.
Lecture 5 EGRE 254 1/28/09. 2 Boolean algebra a.k.a. “switching algebra” –deals with Boolean values -- 0, 1 Positive-logic convention –analog voltages.
CSE 20 Lecture 9 Boolean Algebra: Theorems and Proofs CK Cheng April 26, 2011 Lecture notes 1.
IN2305-II Embedded Programming Lecture 2: Digital Logic.
Morgan Kaufmann Publishers
CS 140 Lecture 10 Sequential Networks: Implementation Professor CK Cheng CSE Dept. UC San Diego 1.
Digital Logic Design Brief introduction to Sequential Circuits and Latches.
Universal Gates Sum of Products Products of Sum
A Programmable Logic Device Lecture 4.3. A Programmable Logic Device Multiple-input Gates A 2-Input, 1-Output PLD.
CS 140 Lecture 9 Professor CK Cheng 4/30/02. Part II. Sequential Network 1.Memory 2.Specification 3.Implementation S XY s i t+1 = g i (S t, x t )
CS 140 Lecture 3 Professor CK Cheng 10/3/02. 1.Specification 2.Implementation 3.K-maps Part I.
CS 140 Lecture 8 Sequential Networks Professor CK Cheng CSE Dept. UC San Diego.
CS 140 Lecture 6: Other Types of Gates Professor CK Cheng 1.
CHAPTER 3 Digital Logic Structures
Lecture 1: Introduction to Digital Logic Design CK Cheng Thursday 9/26/02.
Multiplexer as a Universal Function Generator
CS 140L Lecture 7 Professor CK Cheng 11/12/02. Transformation between Mealy and Moore Machines Algorithm: 1) For each NS, z = S i, j create a state S.
CS 140L Lecture 9 Professor CK Cheng 6/03/02. transistors modules sequential machine system 1.Adders, Muxes 2.F-Fs and counters 3.Finite State Machine.
CS 140L Lecture 1 Professor CK Cheng 3/31/02. CMOS Logic (3.2 – 3.6) Complementary Metal-Oxide Semiconductor.
Lecture 1: Introduction to Digital Logic Design CK Cheng Tuesday 4/1/02.
Faculty of Computer Science © 2006 CMPUT 229 Digital Logic From Switches to Memories.
1 Boolean Algebra & Logic Design. 2 Developed by George Boole in the 1850s Mathematical theory of logic. Shannon was the first to use Boolean Algebra.
CS 140 Lecture 8 Professor CK Cheng 10/22/02. Part II. Sequential Network 1.Flip-flops SR, D, T, JK, State Table Characteristic Eq. Q(t+1) = f(x(t), Q(t)).
1 CSE 20: Lecture 7 Boolean Algebra CK Cheng 4/21/2011.
Chapter 2: Boolean Algebra and Logic Functions
Flip_Flops  Logic circuits are classified ito two groups  1. The combinational logic circuits,using the basic gates AND,OR and NOT.  2. Sequential.
Lecture 17: Digital Design Today’s topic –Intro to Boolean functions Reminders –HW 4 due Wednesday 10/8/2014 (extended) –HW 5 due Wednesday 10/15/2014.
CPS3340 COMPUTER ARCHITECTURE Fall Semester, /05/2013 Lecture 4: Basics of Logic Design Instructor: Ashraf Yaseen DEPARTMENT OF MATH & COMPUTER.
Lecture 22: 11/19/2002CS170 Fall CS170 Computer Organization and Architecture I Ayman Abdel-Hamid Department of Computer Science Old Dominion University.
Sneha.  Gates Gates  Characteristics of gates Characteristics of gates  Basic Gates Basic Gates  AND Gate AND Gate  OR gate OR gate  NOT gate NOT.
Gates and Logic Dr John Cowell phones off (please)
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
Computer Organization and Design Transistors & Logic - II Montek Singh Wed, Oct 16, 2013 Lecture 10.
Lecture 4 Introduction to Boolean Algebra. Binary Operators In the following descriptions, we will let A and B be Boolean variables and define a set of.
Logic Gates. AND gate Produces an output only if both inputs are on Input AInput BOutput (Q) Q=
C.S. Choy21 BOOLEAN ALGEGRA The Mathematics of logic Boolean variables have only two possible values (binary) Operators:. Product+ SumComplement A.B A+B.
Module 7.  In Module 3 we have learned about NAND gate – it is a combination of AND operation followed by NOT operation  Symbol A. B = Y  Logic Gate.
CSE 140: Components and Design Techniques for Digital Systems Lecture 6: Universal Gates CK Cheng Dept. of Computer Science and Engineering University.
COMPUTER ARCHITECTURE & OPERATIONS I Instructor: Yaohang Li.
Department of Preparatory Year, Umm Al Qura University CSCI 240 Digital Logic.
NAND, NOR, and EXOR (more primitive logical gates) CS Computer Architecture David Mayer.
4–1. BSCS 5 th Semester Introduction Logic diagram: a graphical representation of a circuit –Each type of gate is represented by a specific graphical.
Digital Logic. Boolean Algebra to Logic Gates Logic circuits are built from components called logic gates. The logic gates correspond to Boolean operations.
Mu.com.lec 9. Overview Gates, latches, memories and other logic components are used to design computer systems and their subsystems Good understanding.
Eng. Mai Z. Alyazji October, 2016
Logic Gates and Boolean Algebra
Lecture 6: Universal Gates
Chapter 2: Boolean Algebra and Logic Functions
Digital Technology.
מבנה מחשב תרגול 3.
Logic Gates and Boolean Algebra
FIGURE 5.1 Block diagram of sequential circuit
Digital Signals Digital Signals have two basic states:
DIGITAL LOGIC CIRCUITS
Reading: Hambley Chapters
Yee-Wing Hsieh Steve Jacobs
Lecture 6: Universal Gates
Lecture 4 Topics Boolean Algebra Huntington’s Postulates Truth Tables
Week 7: Gates and Circuits: PART II
Discrete Mathematics CS 2610
Reading: Hambley Ch. 7 through 7.5
Lecture 6: Universal Gates
13 Digital Logic Circuits.
DIGITAL ELECTRONICS B.SC FY
Discussion D5.1 Section Sections 13-3, 13-4
CS 140 Lecture 6: Other Types of Gates
CMPE212 Discussion 11/21/2014 Patrick Sykes
Eng. Ahmed M Bader El-Din October, 2018
Presentation transcript:

CS 140 Lecture 7 Professor CK Cheng 10/17/02

Combinational Logic  Complete set of gates  Other types of gates 1)XOR 2)NAND / NOR 3)Block Diagram Transfers

Complete Set of Gates (Universal Set) A set of gates such that every switching function can be implemented with gates in this set. Ex: {AND, OR, NOT} {AND, NOT} OR can be implemented with AND & NOT gates a+b = (a’b’)’ {OR, NOT} AND can be implemented with OR & NOT gates ab = (a’+b’)’ {AND, OR} This is not universal.

{NAND, NOR} {NOR} {XOR, AND} X 1 = X*1’ + X*1 = X’ if constant “1” is available. 1

Other types of gates (a)Commutative X Y = Y X (b)Associative (X Y) Z = X (Y Z) (c)1 X = X’ 0 X = 0X’ + 0’X = X (d)X X = 0, X X’ = 1 1) XOR X Y = XY’ + X’Y XOR X Y

e) if ab = 0 then a b = a + b Proof: If ab = 0 then a = a (b+b’) = ab+ab’ = ba’ b = b (a + a’) = ba + ba’ = ba’ a+b = ab’ + a’b = a b f) X XY’ X’Y (X + Y) X = ?? To answer, we apply Shannon’s Expansion

Shannon’s Expansion (for switching functions) f (x,Y) = x * f (1, Y) + x’ * f (0, Y) If x = 1, f (x,Y) = f (1, Y) : 1*f (1, Y) + 1’*f(0,Y) = f (1, Y) If x = 0, f(x,Y) = f (0, Y) : 0*f (1, Y) + 0’*f(0,Y) = f(0, Y)

Back to our problem… X XY’ X’Y (X + Y) X = ?  X (XY’) (X’Y) (X + Y) X = f (X, Y) If X = 1, f (1, Y) = 1 Y’ = Y If X = 0, f (0, Y) = 0 0 Y Y 0 = 0 Thus, f (X, Y) = XY

2) NAND, NOR gates NAND, NOR gates are not associative Let a | b = (ab)’ (a | b) | c = a | (b | c)

3) Block Diagram Transformation a) Reduce # of inputs.  

b. DeMorgan’s Law  (a+b)’ = a’b’  (ab)’ = a’+b’

c. Sum of Products (Using only NAND gates)   Sum of Products (Using only NOR gates)  

d. Product of Sums (NOR gates only) 

Part II. Sequential Networks (Ch ) Memory / Timesteps Clock Flip flops Specification Implementation