Yu. Artyukh, V. Bespal’ko, E. Boole, V. Vedin Institute of Electronics and Computer Science Riga, LATVIA www.edi.lv 16th International Workshop on Laser.

Slides:



Advertisements
Similar presentations
D. Wei, Y. Huang, B. Garlepp and J. Hein
Advertisements

INPUT-OUTPUT ORGANIZATION
Sumitha Ajith Saicharan Bandarupalli Mahesh Borgaonkar.
Maciej Gołaszewski Tutor: Tadeusz Sondej, PhD Design and implementation of softcore dual processor system on single chip FPGA Design and implementation.
Summary of Research on Time-to-Digital Converters Summer Exchange Program 2008 Istituto Nazionale di Fisica Nucleare Rome, Italy Creative Studies Honors.
Potentialities of common-used TDC chips for high-speed event timer design E. Boole, V. Vedin Institute of Electronics and Computer Science, Riga, Latvia.
Analog to Digital Conversion. 12 bit vs 16 bit A/D Card Input Volts = A/D 12 bit 2 12 = Volts = Volts = 2048 −10 Volts = 0 Input Volts.
Continuous Time Signals A signal represents the evolution of a physical quantity in time. Example: the electric signal out of a microphone. At every time.
A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.
Jurijs Artjuhs /Yuri Artyukh/ Head of Time Measurement Laboratory Institute of Electronics and Computer Sciences Riga, LATVIA
16th International a Ranging Workshop. October 13-17, 2008 Poznan, Poland SLR station Riga software upgrade K.Salminsh Institute of Astronomy University.
Veto Wall Test Hyupwoo Lee MINERvA/Jupiter Group Meeting July 18, 2007.
Progress in sub-picosecond event timing Ivan Prochazka*, Petr Panek presented at 16 th International Workshop on Laser Ranging Poznan, Poland, October.
Sept EE24C Digital Electronics Project Design of a Digital Alarm Clock.
TOF Electronics Qi An Fast Electronics Lab, USTC Sept. 16~17, 2002.
Technion – Israel Institute of Technology Department of Electrical Engineering Winter 2009 Instructor Amit Berman Students Evgeny Hahamovich Yaakov Aharon.
Time stamping with CAEN V1290N Bled, 26 th – 28 th March 2008 Dušan Ponikvar, Dejan Paradiž Faculty of Mathematics and Physics Ljubljana, Slovenia.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
The GANDALF Multi-Channel Time-to-Digital Converter (TDC)  GANDALF module  TDC concepts  TDC implementation in the FPGA  measurements.
Team 2 Yimin Xiao Jintao Zhang Bo Yuan Yang.  The project we propose is a digital oscilloscope with playback function that provides almost any function.
Data Acquisition Data acquisition (DAQ) basics Connecting Signals Simple DAQ application Computer DAQ Device Terminal Block Cable Sensors.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
How to count PMT pulses Victor Kornilov Sternberg astronomical institute I count photons 25 years.
The GNU in RADIO Shravan Rayanchu. SDR Getting the code close to the antenna –Software defines the waveform –Replace analog signal processing with Digital.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
NSGF 2000 PICO EVENT TIMER HERSTMONCEUX SLR STATION.
Status of the Beam Phase and Intensity Monitor for LHCb Richard Jacobsson Zbigniew Guzik Federico Alessio TFC Team: Motivation Aims Overview of the board.
The PITZ Timing System Frank Tonisch DESY - Zeuthen.
Introduction Advantage of DSP: - Better signal quality & repeatable performance - Flexible  Easily modified (Software Base) - Handle more complex processing.
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
Electrocardiogram (ECG) application operation – Part A Performed By: Ran Geler Mor Levy Instructor:Moshe Porian Project Duration: 2 Semesters Spring 2012.
Digital Phase Control System for SSRF LINAC C.X. Yin, D.K. Liu, L.Y. Yu SINAP, China
HBD FEE test result summary + production schedule 16mv test pulse result –5X attenuator + 20:1 resistor divider at input (to reduce the noise on the test.
Final Presentation Final Presentation OFDM implementation and performance test Performed by: Tomer Ben Oz Ariel Shleifer Guided by: Mony Orbach Duration:
AFG3000 Series Arbitrary/Function Generators Fact Sheet The next generation of signal generation Featuring:  Up to 240 MHz sine waves, 120 MHz pulse waves.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
KHz-SLR PC Board Eastbourne, October 2005 for kHz SLR Complete PC Board.
Stabilization of the calibration signal frequency Vitaly Stepin Dmitry Stepin Jevgeny Boole.
Fast feedback, studies and possible collaborations Alessandro Drago INFN-LNF ILCDR07 Damping Rings R&D Meeting 5-7 March 2007.
01/04/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
Chapter 5 Input/Output 5.1 Principles of I/O hardware
12 October 2001, M. LefebvreHEC-Athena Tutorial: HEC beam test primer1 HEC Beam Test Primer Production modules of the HEC have been tested in particle.
Intensity measurements using TRIC Juan Carlos Allica On behalf of: M. Andersen, D. Belohrad, L. Jensen, F. Lenardon, A. Monera, L. Søby 1.
L.Royer – Calice Manchester – Sept A 12-bit cyclic ADC dedicated to the VFE electronics of Si-W Ecal Laurent ROYER, Samuel MANEN LPC Clermont-Ferrand.
A commercially available digitization system Fotiou Andreas Andreas Fotiou.
Time Management.  Time management is concerned with OS facilities and services which measure real time.  These services include:  Keeping track of.
I.Prochazka, Tech.Univ.Munich, Germany.October 27, 2008 Gaining confidence – Breadboard demo, Prague n The entire Time transfer experiment may be carried.
Types of Synthesizers and How They Work
RT 2009, 15 th May 2009 Pulse Pile-up Recovery Using Model-Based Signal Processing. Paul. A.B. Scoullar, Southern Innovation, Australia. Prof. Rob J. Evans.
Digitization at Feed Through R&D (2) Digitizer Performance Evaluation Student: John Odeghe ; SC State, Fermi Lab Intern Supervisor: JinYuan Wu; Fermi Lab.
PHOTOTUBE SCANNING SETUP AT THE UNIVERSITY OF MARYLAND Doug Roberts U of Maryland, College Park.
Digitization at Feed Through Wu, Jinyuan Fermilab Feb
Renesas Electronics Europe GmbH A © 2010 Renesas Electronics Corporation. All rights reserved. RL78 AD converter.
DAQ and Trigger for HPS run Sergey Boyarinov JLAB July 11, Requirements and available test results 2. DAQ status 3. Trigger system status and upgrades.
Enhancement Presentation Carlos Abellan Barcelona September, 9th 2009.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
9530 T IMING C ONTROL U NIT Features TCU-1 Key Features 250ps timing resolution with < 50ps jitter 8 independent outputs with full individual programming.
Hugo Furtado CERN - Microelectronics Group 11th Workshop on Electronics for LHC and future Experiments Delay25, an ASIC for timing adjustment in LHC Delay25.
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Introduction to Discrete-Time Control Systems fall
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
R&D activity dedicated to the VFE of the Si-W Ecal
ETD meeting Electronic design for the barrel : Front end chip and TDC
QUARTIC TDC Development at Univ. of Alberta
Calorimeter Upgrade Meeting
הודעות ריענון מהיר והרחבות Charts & Graphs גרף XY בניית מחולל אותות
הודעות ריענון מהיר והרחבות דגימת אות Low-Level
Commodity Flash ADC-FPGA Based Electronics for an
Analog-to-digital converter
TOF read-out for high resolution timing
Presentation transcript:

Yu. Artyukh, V. Bespal’ko, E. Boole, V. Vedin Institute of Electronics and Computer Science Riga, LATVIA 16th International Workshop on Laser Ranging, Poznan Poland, October 13-17, 2008

1. Updating the Event Timer A032-ET 2. Development of Event Timer Module Two main directions to advancing of high-precision Riga Event Timers:

16th International Workshop on Laser Ranging, Poznan Poland, October 13-17, 2008 The Event Timer A032-ET* still is in demand for SLR applications as commercially available product. * V. Bespal’ko, E. Boole, V. Vedin. The Model A032-ET of Riga Event Timers. Proceedings of the 15 th International Workshop on Laser Ranging, Canberra, Australia, 2008, Vol.2, pp What for its updating is being performed?  To make further this device commercially available, some obsolete electronic components of the A032-ET hardware (which become unavailable) should be replaced by the latter-day ones. This is the main practical reason to update the A032-ET, replacing it by the model A033-ET.  At the same time we wished to improve the event timer precision, retaining the well-tried basic features of the previous model. 1. Updating the Event Timer A032-ET 1.1. Purposes

Each input event (pulse edge) is converted to an analog signal by generation of such signal at the time instant defined by the respective input event. Then the analog signal is digitised using a typical A/D converter and digitally processed by a special algorithm to estimate its position relative to the periodic sampling pulse sequence. Background for the timer advancing is offered by the DSP-based method for event timing which is applied in Riga Event Timers over many years: 16th International Workshop on Laser Ranging, Poznan Poland, October 13-17, Updating the Event Timer A032-ET 1.2. Basics of the method for event timing DSP facilities are rapidly progressing allowing considerable progress in DSP-based event timing technology

Generally, the more is the number of processed analog signal samples (and greater dead time), the better is achievable resolution of event timing. Basically we use not more than 4 samples, providing ns dead time at 100 MHz ADC sampling rate. In this case the achievable resolution depends on the ADC resolution and internal noises (trigger errors, sampling jitter, induced interferences, etc) as follows: 16th International Workshop on Laser Ranging, Poznan Poland, October 13-17, Updating the Event Timer A032-ET 1.3. Achievable resolution

16th International Workshop on Laser Ranging, Poznan Poland, October 13-17, 2008 In the process of the A032-ET updating, we have replaced the previous 10-bit ADC by 12-bit ADC, minimized internal noises and integral non-linearity by more careful design. 1. Updating the Event Timer A032-ET 1.4. Resolution increasing A033-ET vs. A032-ET Explanation: Integral non-linearity: systematic errors over interpolation interval RMS precision: standard deviation of the time-tag RMS resolution: standard deviation of the difference between two time-tags

16th International Workshop on Laser Ranging, Poznan Poland, October 13-17, Updating the Event Timer A032-ET 1.5. Integral non-linearity Experimental evaluation of the A033-ET non-linearity Non-linearity over interpolation interval 10 ns STD=1.66 ps The integral non-linearity represents the main component of the errors which restrict final A033-ET precision. Basically it is caused by the impact of input signal on the interpolation process through spurious couplings.

16th International Workshop on Laser Ranging, Poznan Poland, October 13-17, Updating the Event Timer A032-ET 1.6. Achieved result RMS resolution vs. time Experimental evaluation of the A033-ET resolution As a final result of the made efforts, the RMS resolution was increased from the previous 7-8 ps to ps. Other precision parameters are the same as for the A032-ET.

16th International Workshop on Laser Ranging, Poznan Poland, October 13-17, 2008 The A033-ET continues the line of Riga Event Timers commercially available on multiple requests. However, to advance the A033-ET from the pilot model to the marketable product, a lot of trivial but time-consuming efforts should be additionally made: Software debugging Checking of the reproducibility under small-scale production Updating of user documentation, etc We plan to complete such work in the next year. 1. Updating the Event Timer A032-ET 1.7. Conclusion #1

16th International Workshop on Laser Ranging, Poznan Poland, October 13-17, Event Timer Module (ETM) 2.1. Background of the development Goal: To provide development and design of various application- specific timing systems by a compact and inexpensive built-in module for high-precision event timing. The way to achieve the goal: Retaining well-tried basic principles of event timing, emphasis is made on improvement of DSP algorithms for event time estimation and application of latter-day large-scale integrated chips for hardware design.

16th International Workshop on Laser Ranging, Poznan Poland, October 13-17, Event Timer Module (ETM) 2.2. Pilot model design Main innovations: Modified technique of the analog signal shaping and its digital processing Using of re-programmable FPGA chip (Cyclone II) for digital operations Built-in internal clock synthesis from 10 MHz frequency standard

16th International Workshop on Laser Ranging, Poznan Poland, October 13-17, Event Timer Module (ETM) 2.3. Performance evaluation There are not noticeable differences between ETM and A033-ET in the achieved resolution and other precision parameters RMS resolution vs. time Experimental evaluation of the ETM resolution The ETM performance was evaluated in comparison with the A033-ET using the same methods and means of the tests.

16th International Workshop on Laser Ranging, Poznan Poland, October 13-17, Event Timer Module (ETM) 2.4. Main features (preliminary) Basic: - Single input (NIM) for the events being measured - <4 ps single-shot RMS resolution, - 40 ns dead time (25 MHz maximum burst rate) - FIFO depth up to 1K events - Connection to a computer via selectable port (EPP, USB or other as required) Additional: - Input for 1 pps signal from a time standard - Built-in internal clock synthesis from 10 MHz frequency standard - Built-in calibration means - Flexible defining the modes of functioning through re-programming FPGA chip, including ability to internal online programmable gating, fire generation, etc Physical: - Dimension of the module card: 130x120 mm - Power consumption: <6 W

16th International Workshop on Laser Ranging, Poznan Poland, October 13-17, Event Timer Module (ETM) 2.5. Conclusion #2 Unlike the A033-ET, conceptually ETM is not considered as a complete ready-to-use product. Actually it represents a flexible platform for creating different options of ET module tailored to specific applications, including space applications. In addition, ETM is used by us as a technical basis for further development of event timing technology and resolving of various related scientific problems.