Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.

Slides:



Advertisements
Similar presentations
ECE555 Lecture 5 Nam Sung Kim University of Wisconsin – Madison
Advertisements

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.
COMBINATIONAL LOGIC [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
CMOS Circuits.
Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Low Power Design in CMOS.
Progettazione di circuiti e sistemi VLSI La logica combinatoria
Pass Transistor Logic. Agenda  Introduction  VLSI Design methodologies  Review of MOS Transistor Theory  Inverter – Nucleus of Digital Integrated.
Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.
Digital Integrated Circuits© Prentice Hall 1995 Devices The MOS Transistor.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN1600) Lecture 21: Dynamic Combinational Circuit Design Prof. Sherief Reda Division of.
Combinational circuits Lection 6
Combinational Circuits
Designing Combinational Logic Circuits: Part2 Alternative Logic Forms:
10/25/05ELEC / Lecture 151 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 20: Combinational Circuit Design (2/3) Prof. Sherief Reda Division of Engineering,
Combinational MOS Logic Circuit
Introduction to CMOS VLSI Design Circuit Families.
Circuit Families Adopted from David Harris of Harvey Mudd College.
Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 13 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Pseudo-nMOS, Dynamic CMOS and Domino.
Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks.
Digital Integrated Circuits A Design Perspective
© 2000 Prentice Hall Inc. Figure 6.1 AND operation.
Digital CMOS Logic Circuits
Digital Integrated Circuits A Design Perspective
מבוא למעגלים משולבים Copyright UC Berkeley 2001 לוגיקה קומבינטורית מעגלים ספרתים משולבים פרופ ’ יוסי שחם לפי ההרצאות של יאן ראבאי מברקלי.
Field-Effect Transistors 1.Understand MOSFET operation. 2. Understand the basic operation of CMOS logic gates. 3. Make use of p-fet and n-fet for logic.
Digital Integrated Circuits for Communication
Digital Integrated Circuits© Prentice Hall 1995 Inverter THE INVERTERS.
Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright © 2010 by Oxford University Press, Inc. C H A P T E R 14 Advanced MOS and Bipolar Logic Circuits.
EE415 VLSI Design DYNAMIC LOGIC [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
EE 447 VLSI Design Lecture 8: Circuit Families.
Complementary CMOS Logic Style Construction (cont.) Digital Integrated Circuits© Prentice Hall 1995 Introduction.
Complementary CMOS Logic Style Construction (cont.)
Notices You have 18 more days to complete your final project!
Pass-Transistor Logic. AND gate NMOS-only switch.
Outline Introduction CMOS devices CMOS technology CMOS logic structures CMOS sequential circuits CMOS regular structures.
EE141 © Digital Integrated Circuits 2nd Combinational Circuits 1 Digital Integrated Circuits A Design Perspective Designing Combinational Logic Circuits.
ECE442: Digital ElectronicsSpring 2008, CSUN, Zahid Static CMOS Logic ECE442: Digital Electronics.
Lecture 10: Circuit Families. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 10: Circuit Families2 Outline  Pseudo-nMOS Logic  Dynamic Logic  Pass Transistor.
Designing Combinational Logic Circuits
Chapter 6 (I) Designing Combinational Logic Circuits Static CMOS
CSE477 L07 Pass Transistor Logic.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 07: Pass Transistor Logic Mary Jane Irwin (
EE141 © Digital Integrated Circuits 2nd Devices 1 Goal of this lecture  Present understanding of device operation  nMOS/pMOS as switches  How to design.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Circuit design for FPGAs n Static CMOS gate vs. LUT n LE output drivers n Interconnect.
Introduction to CMOS VLSI Design Lecture 9: Circuit Families
Introduction to VLSI Design© Steven P. Levitan 1998 Introduction Properties of Complementary CMOS Gates.
Combinatorial Logic Circuits
Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks.
EE141 Combinational Circuits 1 Chapter 6 Designing Combinational Logic Circuits November 2002.
1 Contents Reviewed Rabaey CH 3, 4, and 6. 2 Physical Structure of MOS Transistors: the NMOS [Adapted from Principles of CMOS VLSI Design by Weste & Eshraghian]
EE141 © Digital Integrated Circuits 2nd Combinational Circuits 1 Digital Integrated Circuits A Design Perspective Designing Combinational Logic Circuits.
EE210 Digital Electronics Class Lecture 10 April 08, 2009
Static CMOS Logic Seating chart updates
EE141 © Digital Integrated Circuits 2nd Combinational Circuits 1 A few notes for your design  Finger and multiplier in schematic design  Parametric analysis.
EE415 VLSI Design. Read 4.1, 4.2 COMBINATIONAL LOGIC.
EE534 VLSI Design System Summer 2004 Lecture 12:Chapter 7 &9 Transmission gate and Dynamic logic circuits design approaches.
Dynamic Logic.
1 Dynamic CMOS Chapter 9 of Textbook. 2 Dynamic CMOS  In static circuits at every point in time (except when switching) the output is connected to either.
EE141 Combinational Circuits 1 Chapter 6 (I) Designing Combinational Logic Circuits Dynamic CMOS LogicDynamic CMOS Logic V1.0 5/4/2003.
EE141 Combinational Circuits 1 Chapter 6 (I) Designing Combinational Logic Circuits Static CMOSStatic CMOS Pass Transistor LogicPass Transistor Logic V1.0.
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University
CSE477 L06 Static CMOS Logic.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 06: Static CMOS Logic Mary Jane Irwin (
Introduction to VLSI Design© Steven P. Levitan 1998 Introduction Design Technologies.
Digital Integrated Circuits for Communication
Ratioed Logic.
COMBINATIONAL LOGIC.
Design Technologies Custom Std Cell Performance Gate Array FPGA Cost.
COMBINATIONAL LOGIC DESIGN
COMBINATIONAL LOGIC - 2.
Presentation transcript:

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Overview

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Combinational vs. Sequential Logic

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Static CMOS Circuit At every point in time (except during the switching transients) each gate output is connected to either V DD orV ss via a low-resistive path. The outputs of the gates assume at all times the value of the Boolean function, implemented by the circuit (ignoring, once again, the transient effects during switching periods). This is in contrast to the dynamic circuit class, which relies on temporary storage of signal values on the capacitance of high impedance circuit nodes.

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Static CMOS

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic NMOS Transistors in Series/Parallel Connection Transistors can be thought as a switch controlled by its gate signal NMOS switch closes when switch control input is high

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic PMOS Transistors in Series/Parallel Connection

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Complementary CMOS Logic Style Construction (cont.)

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Example Gate: NAND

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Example Gate: NOR

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Example Gate: COMPLEX CMOS GATE

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic 4-input NAND Gate In1In2In3In4 Vdd GND Out

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Standard Cell Layout Methodology

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Two Versions of (a+b).c

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Logic Graph

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Consistent Euler Path

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Example: x = ab+cd

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Properties of Complementary CMOS Gates

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Properties of Complementary CMOS Gates

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Transistor Sizing

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Propagation Delay Analysis - The Switch Model

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic What is the Value of R on ?

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Numerical Examples of Resistances for 1.2  m CMOS

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Analysis of Propagation Delay

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Design for Worst Case

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Influence of Fan-In and Fan-Out on Delay

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic t p as a function of Fan-In

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Fast Complex Gate - Design Techniques

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Fast Complex Gate - Design Techniques (2)

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Fast Complex Gate - Design Techniques (3)

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Fast Complex Gate - Design Techniques (4)

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Example: Full Adder

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic A Revised Adder Circuit

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Ratioed Logic

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Ratioed Logic

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Active Loads

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Load Lines of Ratioed Gates

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Pseudo-NMOS

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Pseudo-NMOS NAND Gate V DD GND

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Improved Loads

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Improved Loads (2)

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Example

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Pass-Transistor Logic

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic NMOS-only switch

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Solution 1: Transmission Gate

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Resistance of Transmission Gate

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Pass-Transistor Based Multiplexer GND V DD In 1 In 2 SS S S

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Transmission Gate XOR

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Delay in Transmission Gate Networks

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Elmore Delay (Chapter 8)

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Delay Optimization

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Transmission Gate Full Adder

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic (2) NMOS Only Logic: Level Restoring Transistor

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Level Restoring Transistor

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Solution 3: Single Transistor Pass Gate with V T =0

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Complimentary Pass Transistor Logic

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic 4 Input NAND in CPL

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Dynamic Logic

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Example

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Transient Response

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Dynamic 4 Input NAND Gate In 1 In 2 In 3 In 4 Out V DD GND 

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Reliability Problems — Charge Leakage

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Charge Sharing (redistribution)

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Charge Redistribution - Solutions

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Clock Feedthrough

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Clock Feedthrough and Charge Sharing

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Cascading Dynamic Gates

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Domino Logic

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Domino Logic - Characteristics

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic np-CMOS

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic np CMOS Adder

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic Manchester Carry Chain Adder

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic CMOS Circuit Styles - Summary