Chapter 11 Instruction Sets: Addressing Modes and Formats HW: 11.4, 5, 13, 16 (Due 11/15)

Slides:



Advertisements
Similar presentations
CPU Structure and Function
Advertisements

Computer Organization and Architecture
Computer Organization and Architecture
Chapter 11 Instruction Sets
Chapter 1 Background System Software Chih-Shun Hsu
LC-3 Computer LC-3 Instructions
MIPS Architecture CPSC 321 Computer Architecture Andreas Klappenecker.
CS2422 Assembly Language & System Programming November 28, 2006.
CH11 Instruction Sets: Addressing Modes and Formats
Chapters 5 - The LC-3 LC-3 Computer Architecture Memory Map
Machine Dependent Assembler Features
CS2422 Assembly Language & System Programming September 22, 2005.
Pentium Addressing Modes
Part II: Addressing Modes
Processor Organization and Architecture Module III.
Computer Architecture Lecture 5: Addressing modes Piotr Bilski.
COMPUTER ORGANIZATION AND ASSEMBLY LANGUAGE Lecture 15 & 16 Stacks, Endianness Addressing Modes Course Instructor: Engr. Aisha Danish.
Assembly Language Issues – Page 1CSCI 4717 – Computer Architecture CSCI 4717/5717 Computer Architecture Topic: Assembly Language Issues Reading: Stallings,
L/O/G/O The Instruction Set Chapter 9 CS.216 Computer Architecture and Organization.
Homework Problems 1. M1 runs the program P in 1.4 * 9 * ns or ns M2 runs the program P in 1.6*9800*10ns or ns Hence M2 is faster by.
Memory and Addressing How and Where Information is Stored.
1 (Based on text: David A. Patterson & John L. Hennessy, Computer Organization and Design: The Hardware/Software Interface, 3 rd Ed., Morgan Kaufmann,
1. 2 Instructions: Words of the language understood by CPU Instruction set: CPU’s vocabulary Instruction Set Architecture (ISA): CPU’s vocabulary together.
Chapter 5 The LC-3. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 5-2 Data Movement Instructions Load --
Module 3 Instruction Set Architecture (ISA): ISA Level Elements of Instructions Instructions Types Number of Addresses Registers Types of Operands.
Instruction Set Architecture The portion of the machine visible to the programmer Issues: Internal storage model Addressing modes Operations Operands Encoding.
Instruction Sets: Characteristics Functions Addressing Modes Formats Chapter7:
Oct. 25, 2000Systems Architecture I1 Systems Architecture I (CS ) Lecture 9: Alternative Instruction Sets * Jeremy R. Johnson Wed. Oct. 25, 2000.
Computer Organization
Chapter 11 Instruction Sets: Addressing Modes and Formats
ECEG-3202 Computer Architecture and Organization Chapter 6 Instruction Sets: Addressing Modes and Formats.
Chapter 11 Instruction Sets: Addressing Modes and Formats Gabriel Baron Sydney Chow.
©These slides may be freely used, distributed, and incorporated into other works. 1 Addressing Modes For speed… we want fixed-size instructions, and they.
Instruction Sets: Addressing modes and Formats Group #4  Eloy Reyes  Rafael Arevalo  Julio Hernandez  Humood Aljassar Computer Design EEL 4709c Prof:
Addressing Modes and Formats
WEEK 3 I/O Port Programming ET2640 Microprocessors and Microcontrollers.
EKT 422/4 COMPUTER ARCHITECTURE SoME-0809-I 1 Chapter 3a Instruction Sets: Characteristics and Functions.
MicroProcessors Lec. 3 Dr. Tamer Samy Gaafar. Course Web Page
Computer Architecture
İnformasiya texnologiyaları kafedrası Mövzu № 7. Ünvanlaşdırma üsulları. (Ünvanlaşdırma rejimləri. Bilavasitə ünvanlaşdırma. Birbaşa ünvanlaşdırma. Registrli.
Displacement (Indexed) Stack
William Stallings Computer Organization and Architecture 6th Edition
Chapter 11 Instruction Sets
COMP2121: Microprocessors and Interfacing
ADDRESSING MODES.
Alvaro Mauricio Peña Dariusz Niworowski Frank Rodriguez
ADDRESSING MODES.
William Stallings Computer Organization and Architecture 8th Edition
Figure 12.2 X86 general-purpose registers
ECEG-3202 Computer Architecture and Organization
Computer Architecture and the Fetch-Execute Cycle
Architecture Overview
Introduction to Micro Controllers & Embedded System Design
Computer Architecture
CNET 315 Microprocessor & Assembly Language
Chapter 11 Processor Structure and function
William Stallings Computer Organization and Architecture 8 th Edition Chapter 11 Instruction Sets: Addressing Modes and Formats.
Computer Organization
Presentation transcript:

Chapter 11 Instruction Sets: Addressing Modes and Formats HW: 11.4, 5, 13, 16 (Due 11/15)

Addressing Modes

Memory references?

Addressing Modes Memory references? Displacement Addressing: Relative or PC-relative Base-Register (segmentation) Indexing

Pentium Addressing Modes

Virtual or effective address is offset into segment —Starting address plus offset gives linear address —This goes through page translation if paging enabled

Pentium Address Translation

Pentium Addressing Mode Calculation

Pentium Instruction Format

PowerPC Addressing Modes Load/store architecture —Indirect –Instruction includes 16 bit displacement to be added to base register (may be GP register) –Can replace base register content with new address —Indirect indexed –Instruction references base register and index register (both may be GP) –EA is sum of contents Branch address —Absolute —Relative —Indirect Arithmetic —Operands in registers or part of instruction —Floating point is register only

Power PC Addressing Modes

PowerPC Memory Operand Addressing Modes

PowerPC Instruction Formats (1)

PowerPC Instruction Formats (2)

PDP-8 Instruction Format

PDP-10 Instruction Format

PDP-11 Instruction Format

VAX Instruction Examples

z

z