1 EE365 More on sequential circuits. 2 Serial data systems (e.g., TPC)

Slides:



Advertisements
Similar presentations
The 8051 Microcontroller Chapter 5 SERIAL PORT OPERATION.
Advertisements

Bits and Bytes + Controlling 8 LED with 3 Pins Binary Counting and Shift Registers.
Lecture 26 Physical Layer Ch 4: Digital Transmission
1 EE121 John Wakerly Lecture #10 Some shift-register stuff Sequential-circuit analysis.
EE365 Adv. Digital Circuit Design Clarkson University Lecture #13 Clock Skew & Synchronization.
Digital Digital: Chapter 8. Sequential Logic Design Practices 1 Chapter 8. Sequential Logic Design Practices.
EE42/100 Fall 2005 Prof. Fearing 1 Week 12/ Lecture 22 Nov. 17, Overview of Digital Systems 2.CMOS Inverter 3.CMOS Gates 4.Digital Logic 5.Combinational.
CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 TopicJ: Counters José Nelson Amaral.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Senior Design I Lecture 11 - Data Communications.
11/16/2004EE 42 fall 2004 lecture 331 Lecture #33: Some example circuits Last lecture: –Edge triggers –Registers This lecture: –Example circuits –shift.
4.1 Chapter 4 Digital Transmission Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
CSCI 232© 2005 JW Ryder1 3-to-8 Line Decoder. CSCI 232© 2005 JW Ryder2 3-to-8 Decoder Truth Table.
Sequential PLD timing Registers Counters Shift registers
McGraw-Hill©The McGraw-Hill Companies, Inc., 2004 Chapter 4 Digital Transmission.
Digital Logic Design Lecture 24. Announcements Homework 8 due today Exam 3 on Tuesday, 11/25. – Topics for exam are up on the course webpage.
Sistemas Digitais I LESI - 2º ano Lesson 8 - Sequential Design Practices U NIVERSIDADE DO M INHO E SCOLA DE E NGENHARIA Prof. João Miguel Fernandes
ENGIN112 L26: Shift Registers November 3, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 26 Shift Registers.
Sequential Circuit Introduction to Counter
1 Digital Design: Sequential Logic Blocks Credits : Slides adapted from: J.F. Wakerly, Digital Design, 4/e, Prentice Hall, 2006 C.H. Roth, Fundamentals.
Flip-Flop Applications Registers.  a register is a collection of flip-flops  basic function is to hold information  a shift register is a register.
Registers and Counters
Counters Clocked sequential circuit whose state diagram contains a single cycle. Modulus – number of states in the cycle. Counters with non-power of 2.
1 Shift Registers. –Definitions –I/O Types: serial, parallel, combinations –Direction: left, right, bidirectional –Applications –VHDL implementations.
EE24C Digital Electronics Projects
331: STUDY DATA COMMUNICATIONS AND NETWORKS.  1. Discuss computer networks (5 hrs)  2. Discuss data communications (15 hrs)
CS 640: Introduction to Computer Networks Aditya Akella Lecture 5 - Encoding and Data Link Basics.
EE 122: Encoding And Framing Ion Stoica September 9, 2002.
Registers CPE 49 RMUTI KOTAT.
Digital Design: Principles and Practices
Chapter-4/5-1CS331- Fakhry Khellah Term 081 Chapter 4 (Only 4.2 – 4.3) Digital Transmission.
Introduction to Computing Systems from bits & gates to C & beyond The Von Neumann Model Basic components Instruction processing.
SEQUENTIAL CIRCUITS Component Design and Use. Register with Parallel Load  Register: Group of Flip-Flops  Ex: D Flip-Flops  Holds a Word of Data 
CSE 461: Bits and Bandwidth Next Topic  Focus: How do we send a message across a wire?  The physical / link layers: 1. Different kinds of media 2.
Pulse Code Modulation (PCM)
Physical and Link Layers Brad Karp UCL Computer Science CS 6007/GC15/GA07 23 rd February, 2009.
Princess Sumaya Univ. Computer Engineering Dept. Chapter 6:
EE365 Adv. Digital Circuit Design Clarkson University Lecture #12 Registers and Counters.
1 CSE370, Lecture 15 Lecture 15 u Logistics n HW5 due this Friday n HW6 out today, due Friday Feb 20 n I will be away Friday, so no office hour n Bruce.
1 Register A register is a sequential circuit that can be set to a specific state and retain that state until externally changed. –State is a combination.
4.1 Chapter 4 Digital Transmission Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
Abdullah Said Alkalbani University of Buraimi
Digital Logic Design.
Intel: Lan Access Division Technion: High Speed Digital Systems Lab By: Leonid Yuhananov & Asaad Malshy Supervised by: Dr. David Bar-On.
Spring 2007Data Communications, Kwangwoon University4-1 Chapter 4. Digital Transmission 1.Digital-to-Digital Conversion 2.Analog-to-Digital Conversion.
Chapter 4 Digital Transmission Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
Digital Electronics Electronics Technology Landon Johnson Shift Registers.
Physical Layer Issues and Methods Outline Physical Layer Overview Non-Return to Zero Manchester 4B/5B.
EE121 John Wakerly Lecture #9
Unit 1 Lecture 4.
A. B. M. Nasiruzzaman Dept. of EEE, RUET According to the Nyquist theorem, the sampling rate must be at least 2 times the highest frequency contained in.
Chapter 4 Digital Transmission. 4.2 Summary Line Coding Line Coding Schemes Block Coding Scrambling Signal Element versus data element Multilevel : 2b1Q.
T. S. Eugene Ngeugeneng at cs.rice.edu Rice University1 COMP/ELEC 429 Introduction to Computer Networks Lecture 6: Datalink layer problems Slides used.
1 Point-to-Point Links: Encoding Encoding: Section 2.2 (Section 2.1 read on your own)
Building A Network: Cost Effective Resource Sharing
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Dr. Shi Dept. of Electrical and Computer Engineering.
Counters and registers Eng.Maha Alqubali. Registers Registers are groups of flip-flops, where each flip- flop is capable of storing one bit of information.
Status and Plans for Xilinx Development
Lect-10-2: Physical Layer Computer Networks : An Introduction to Computer Networks Handout #12: Physical Layer Signaling, Coding and Clocking.
McGraw-Hill©The McGraw-Hill Companies, Inc., 2000 Physical Layer Summary Data-to-Signal Digital-to-Analog (Modem) Analog-to-Analog (Modem) Digital-to-Digital.
JESD204B High Speed ADC Interface Standard
E1 Structure and Traffic Mapping
Digital Design: Sequential Logic Blocks
Chapter 4. Digital Transmission
Registers and Counters
Sequential Circuit: Counter
Ion Stoica September 6, 2001 EE 122: Lecture 4 Ion Stoica September 6, 2001.
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
Switching Theory and Logic Design Chapter 5:
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
Outline Registers Counters 5/11/2019.
Presentation transcript:

1 EE365 More on sequential circuits

2 Serial data systems (e.g., TPC)

3 Serial data in the phone system (E-1) Mb/s links between phone switches and subscribers –partitioned into Kb/s channels Each channel gets a timeslot in a “frame” where it can send 8 bits every 125  sec. –8000 frames/sec

4 Timeslot details count = 255

5 Parallel-to-serial conversion  256 LSBs are bit number Assert shift-register LOAD input during bit 7 Timeslot number can be decoded and used to select source of parallel data Serial data to destination count = 255

6 Serial-to- parallel conversion Synchronize destination’s counter to source’s Shift in serial data Detect that a complete byte has been received Holding register for complete byte Note: loads 0…0

7 Destination timing Serial-in, parallel-out shift register outputs Holding-register outputs Grab complete byte when available

8 Serial communication on ONE wire Serial communication requires three signals: CLOCK, SYNC, and DATA. Yet only one “wire” is used. How? One solution: Manchester code. Or use a phase-locked loop (analog circuit) to extract clock from the data:

9 Still a couple of problems Framing -- SYNC signal –Solution: Use a unique data pattern for SYNC PLL clock recovery -- what if too many zeroes are transmitted? PLL can’t stay in sync. –Solution: Use a code that guarantees a minimum number of ones –Phone system: Map > (creating slight voice distortion) Gigabit Ethernet: Uses 8B10B code, solving both problems –Map each byte into 8 bits –Use only a “good” subset of 2 10 code words –Use another code word for synchronization