1 COMP541 Sequencing and Control -- II Montek Singh April 5, 2007.

Slides:



Advertisements
Similar presentations
6-1 Chapter 6 - Datapath and Control Department of Information Technology, Radford University ITEC 352 Computer Organization Principles of Computer Architecture.
Advertisements

CS1104: Computer Organisation School of Computing National University of Singapore.
Chapter 7: Microprogrammed Control
Computer Architecture
1 ITCS 3181 Logic and Computer Systems 2014 B. Wilkinson Slides8.ppt Modification date: Nov 3, 2014 Random Logic Approach The approach described so far.
CS 151 Digital Systems Design Lecture 37 Register Transfer Level
1 COMP541 Sequencing and Control Montek Singh Mar 29, 2007.
1 COMP541 Datapaths II Montek Singh Mar 22, 2007.
The Processor Data Path & Control Chapter 5 Part 3 - Microprogrammed Control Unit N. Guydosh 3/1/04+
Midterm Wednesday Chapter 1-3: Number /character representation and conversion Number arithmetic Combinational logic elements and design (DeMorgan’s Law)
CS364 CH17 Micro-programmed Control
Microprogramming Andreas Klappenecker CPSC321 Computer Architecture.
1 COMP541 Sequencing – III (Sequencing a Computer) Montek Singh April 9, 2007.
Topics covered: CPU Architecture CSE 243: Introduction to Computer Architecture and Hardware/Software Interface.
CPEN Digital System Design Chapter 9 – Computer Design
Class 9.1 Computer Architecture - HUJI Computer Architecture Class 9 Microprogramming.
S. Barua – CPSC 440 CHAPTER 5 THE PROCESSOR: DATAPATH AND CONTROL Goals – Understand how the various.
Chapter 6 Memory and Programmable Logic Devices
Dr. Iyad F. Jafar Basic MIPS Architecture: Multi-Cycle Datapath and Control.
Processor Organization and Architecture
Chapter 5 Basic Processing Unit
Lecture 16 Today’s topics: –MARIE Instruction Decoding and Control –Hardwired control –Micro-programmed control 1.
Chap 8. Sequencing and Control. 8.1 Introduction Binary information in a digital computer –data manipulated in a datapath with ALUs, registers, multiplexers,
Multiple-bus organization
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use ECE/CS 352: Digital Systems.
MICROPROGRAMMED CONTROL
CSE241 1 Reading summary Chapter 1: all Chapter 2: 2.1 to 2.8, 2.12 Chapter 3: 3.1 to 3.6 Chapter 7: all.
Microprogrammed Control Unit Control Memory Sequencing Microinstructions Microprogram Example Design of Control Unit Microinstruction Format.
Instructor: Yuzhuang Hu Midterm The midterm is schedule on June 17 th, 17:30-19:30 pm. It covers the following:  VHDL Programming. 
Multiple-Cycle Hardwired Control Digital Logic Design Instructor: Kasım Sinan YILDIRIM.
Microprogrammed Control Chapter11:. Two methods for generating the control signals are: 1)Hardwired control o Sequential logic circuit that generates.
EECS 322: Computer Architecture
1 7-7 Register-Cell Design A single-bit cell of an iterative combinational circuit connected to a flip-flop that provides the output forms a two-state.
Chap. 8 Sequencing and Control A Simple Computer Architecture A Simple Computer Architecture Single-Cycle Hardwired Control Single-Cycle Hardwired Control.
5-1 Chapter 5—Processor Design—Advanced Topics Computer Systems Design and Architecture by V. Heuring and H. Jordan © 1997 V. Heuring and H. Jordan Chapter.
CPE232 Basic MIPS Architecture1 Computer Organization Multi-cycle Approach Dr. Iyad Jafar Adapted from Dr. Gheith Abandah slides
PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.
Lecture 11 ALU and Control Unit Design Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU.
EKT 221 : Chapter 4 Computer Design Basics
Lecture 15 Microarchitecture Level: Level 1. Microarchitecture Level The level above digital logic level. Job: to implement the ISA level above it. The.
1  1998 Morgan Kaufmann Publishers Value of control signals is dependent upon: –what instruction is being executed –which step is being performed Use.
Ch. 10 Central Processing Unit Designs - CISC. Two CPU designs CISC –Non-pipelined datapath with a micro- programmed control unit RISC –Pipelined datapath.
MICROPROGRAMMED CONTROL
1 COMP541 Datapaths I Montek Singh Mar 8, Topics  Over next 2/3 classes: datapaths  Basic register operations Book sections 7-2 to 7-6 and 7-8.
1  2004 Morgan Kaufmann Publishers No encoding: –1 bit for each datapath operation –faster, requires more memory (logic) –used for Vax 780 — an astonishing.
CDA 3101 Spring 2016 Introduction to Computer Organization Microprogramming and Exceptions 08 March 2016.
 Designing CU – One FF per State Method  5 Transformation Rules  Transformation Process  Microprogrammed Control Unit.
Chapter 7 Microsequencer Control Unit Design.
Types of Micro-operation  Transfer data between registers  Transfer data from register to external  Transfer data from external to register  Perform.
Design a MIPS Processor (II)
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use ECE/CS 352: Digital Systems.
Systems Architecture I
Computer Organization & Design Microcode for Control Sec. 5
Overview Instruction Codes Computer Registers Computer Instructions
Overview Control Memory Comparison of Implementations
INDEX UNIT-III PPT SLIDES
Processor: Finite State Machine & Microprogramming
Basic Processing Unit Unit- 7 Engineered for Tomorrow CSE, MVJCE.
Computer Organization and Design
Lecture 26 – Hardwired and Microprogrammed Control
Systems Architecture I
April 3 Fun with MUXes Implementing arbitrary logical functions
William Stallings Computer Organization and Architecture 8th Edition
ECE 352 Digital System Fundamentals
Systems Architecture I
William Stallings Computer Organization and Architecture
Chapter 7 Microprogrammed Control
UNIT – III Microprogrammed Control
Presentation transcript:

1 COMP541 Sequencing and Control -- II Montek Singh April 5, 2007

2Topics  Still on Chapter 8  Last class Hardwired control Hardwired control  Now Microprogrammed control of multiplier Microprogrammed control of multiplier

3 Microprogrammed Approach  Control values stored in a memory  Job of instructions is to generate control signals to datapath and output

4 Nomenclature and Characteristics  Word of memory called microinstruction  The set of instructions called microprogram  Sometimes in ROM, sometimes loadable  Often wide word

5 Recall Datapath

6 Microprogrammed Control Unit  Control Address Register (CAR) equivalent to PC  Sequencer Part of instruction sent to next-address generator to determine next instruction addr Part of instruction sent to next-address generator to determine next instruction addr

7 Control Data Register  Pipelining approach to break up the delay in the addr gen and ROM  Not used in example

8 Status Bits  Notice that they go only to sequencer  Can only affect next control word  So, conditional output boxes not allowed in this architecture

9 ASM – old vs. new

10Microinstruction  Word format  Addresses of potential next instructions  Fields for next instruction selection  Fields for datapath control

11 Datapath Control Signals  Doesn’t include load reg inst.  Look at ASM to see where they are asserted

12 Mapping to Microinstruction  Have only 4 signals  Could encode (2 bits?)  Would cost a decoder Just a design tradeoff Just a design tradeoff This design has tiny ROM anyway This design has tiny ROM anyway

13 Sequencer Design  Probably most important part of this process  This design provides 2 addrs SEL field and control logic choose one SEL field and control logic choose one  Other possibility is one addr field Choice is to go to next sequential addr (like PC), or Choice is to go to next sequential addr (like PC), or Using control signals go to addr specified Using control signals go to addr specified

14 SEL Field

15Result  5 words in ROM  ROM is 12 bits wide  Design next

16 Microprog Design for Mult Mux chooses addr1 or addr2 Mux control from datapath status and external signals. Next slide

17 Detail of Control

18Microprogram

19 Is it necessary?  Microprogramming less useful now that HLLs used for design  Can use Verilog to generate very complex state machine

20Today  Looked at ways to implement microprogrammed control for the multiplier

21Next  Look at computer Sequencing Sequencing Pipelining Pipelining  We’ll also return to look at programmable logic We’d skipped earlier We’d skipped earlier