Threshold Voltage Assignment to Supply Voltage Islands in Core- based System-on-a-Chip Designs Milestone 2: Steven Beigelmacher Gall Gotfried www.ece.cmu.edu/~ggall.

Slides:



Advertisements
Similar presentations
Algorithm Design Methods (I) Fall 2003 CSE, POSTECH.
Advertisements

© 2004 Wayne Wolf Topics Task-level partitioning. Hardware/software partitioning.  Bus-based systems.
G5BAIM Artificial Intelligence Methods
AI Pathfinding Representing the Search Space
Social network partition Presenter: Xiaofei Cao Partick Berg.
H EURISTIC S OLVER  Builds and tests alternative fuel treatment schedules (solutions) at each iteration  In each iteration:  Evaluates the effects of.
© J. Christopher Beck Lecture 17: Tabu Search.
Motion Planning for Point Robots CS 659 Kris Hauser.
Simulated Annealing Premchand Akella. Agenda Motivation The algorithm Its applications Examples Conclusion.
Motion Planning CS 6160, Spring 2010 By Gene Peterson 5/4/2010.
Quick Sort, Shell Sort, Counting Sort, Radix Sort AND Bucket Sort
Algorithm Strategies Nelson Padua-Perez Chau-Wen Tseng Department of Computer Science University of Maryland, College Park.
Recent Development on Elimination Ordering Group 1.
MAE 552 – Heuristic Optimization Lecture 6 February 6, 2002.
Nature’s Algorithms David C. Uhrig Tiffany Sharrard CS 477R – Fall 2007 Dr. George Bebis.
Placement 1 Outline Goal What is Placement? Why Placement?
Threshold Voltage Assignment to Supply Voltage Islands in Core- based System-on-a-Chip Designs Milestone 1: Gall Gotfried Steven Beigelmacher
Generating Supply Voltage Islands In Core-based System-on-Chip Designs Final Presentation Steven Beigelmacher Gall Gotfried 04/26/2005.
Reconfigurable Computing (EN2911X, Fall07)
Simulated Annealing 10/7/2005.
Code and Decoder Design of LDPC Codes for Gbps Systems Jeremy Thorpe Presented to: Microsoft Research
EDA (CS286.5b) Day 7 Placement (Simulated Annealing) Assignment #1 due Friday.
CS 584. Discrete Optimization Problems A discrete optimization problem can be expressed as (S, f) S is the set of all feasible solutions f is the cost.
Processing Rate Optimization by Sequential System Floorplanning Jia Wang 1, Ping-Chih Wu 2, and Hai Zhou 1 1 Electrical Engineering & Computer Science.
Threshold Voltage Assignment to Supply Voltage Islands in Core- based System-on-a-Chip Designs Project Proposal: Gall Gotfried Steven Beigelmacher 02/09/05.
Register Allocation and Spilling via Graph Coloring G. J. Chaitin IBM Research, 1982.
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 3: Chip Planning © KLMH Lienig 1 Modern Floorplanning Based on B*-Tree and Fast.
Chapter 1: Number Patterns 1.2: Mathematical Patterns Essential Question: How can recognizing number patterns help in making a decision?
ECE 506 Reconfigurable Computing Lecture 8 FPGA Placement.
Ranga Rodrigo April 6, 2014 Most of the sides are from the Matlab tutorial. 1.
Placement by Simulated Annealing. Simulated Annealing  Simulates annealing process for placement  Initial placement −Random positions  Perturb by block.
Simulated Annealing.
Heuristic Optimization Methods
Image Segmentation Seminar III Xiaofeng Fan. Today ’ s Presentation Problem Definition Problem Definition Approach Approach Segmentation Methods Segmentation.
Boltzmann Machine (BM) (§6.4) Hopfield model + hidden nodes + simulated annealing BM Architecture –a set of visible nodes: nodes can be accessed from outside.
1 Simulated Annealing Contents 1. Basic Concepts 2. Algorithm 3. Practical considerations.
Massachusetts Institute of Technology 1 L14 – Physical Design Spring 2007 Ajay Joshi.
The Fast Optimal Voltage Partitioning Algorithm For Peak Power Density Minimization Jia Wang, Shiyan Hu Department of Electrical and Computer Engineering.
The El-Rewini/Ali Scheduling of In-Forest Task Graph on Two Processors with Communication Project Presentation By David Y. Feinstein SMU - CSE 8388 Spring.
L11: Lower Power High Level Synthesis(2) 성균관대학교 조 준 동 교수
ADVANCED PERCEPTRON LEARNING David Kauchak CS 451 – Fall 2013.
Thursday, May 9 Heuristic Search: methods for solving difficult optimization problems Handouts: Lecture Notes See the introduction to the paper.
InterConnection Network Topologies to Minimize graph diameter: Low Diameter Regular graphs and Physical Wire Length Constrained networks Nilesh Choudhury.
CALTECH CS137 Winter DeHon CS137: Electronic Design Automation Day 10: February 6, 2002 Placement (Simulated Annealing…)
CAS 721 Course Project Implementing Branch and Bound, and Tabu search for combinatorial computing problem By Ho Fai Ko ( )
Simulated Annealing in 512 bytes EMICRO2004 Microelectronics School Marcelo Johann B R A Z I L.
CS270 Project Overview Maximum Planar Subgraph Danyel Fisher Jason Hong Greg Lawrence Jimmy Lin.
Networks-on-Chip (NoC) Suleyman TOSUN Computer Engineering Deptartment Hacettepe University, Turkey.
SybilGuard: Defending Against Sybil Attacks via Social Networks.
FORS 8450 Advanced Forest Planning Lecture 6 Threshold Accepting.
CS 584. Discrete Optimization Problems A discrete optimization problem can be expressed as (S, f) S is the set of all feasible solutions f is the cost.
SPANNING TREES Lecture 21 CS2110 – Fall Nate Foster is out of town. NO 3-4pm office hours today!
MA/CS 471 Lecture 15, Fall 2002 Introduction to Graph Partitioning.
September 28, 2000 Improved Simultaneous Data Reconciliation, Bias Detection and Identification Using Mixed Integer Optimization Methods Presented by:
An Introduction to Simulated Annealing Kevin Cannons November 24, 2005.
NETWORK FLOWS Shruti Aggrawal Preeti Palkar. Requirements 1.Implement the Ford-Fulkerson algorithm for computing network flow in bipartite graphs. 2.For.
An Exact Algorithm for Difficult Detailed Routing Problems Kolja Sulimma Wolfgang Kunz J. W.-Goethe Universität Frankfurt.
CS-ROSETTA Yang Shen et al. Presented by Jonathan Jou.
Interconnect Characteristics of 2.5-D System Integration Scheme Yangdong (Steven) Deng & Wojciech P. Maly
1 CS270 Project Overview Maximum Planar Subgraph Danyel Fisher Jason Hong Greg Lawrence Jimmy Lin.
1 Double-Patterning Aware DSA Template Guided Cut Redistribution for Advanced 1-D Gridded Designs Zhi-Wen Lin and Yao-Wen Chang National Taiwan University.
CALTECH CS137 Winter DeHon 1 CS137: Electronic Design Automation Day 8: January 27, 2006 Cellular Placement.
RTL Design Flow RTL Synthesis HDL netlist logic optimization netlist Library/ module generators physical design layout manual design a b s q 0 1 d clk.
Hirophysics.com The Genetic Algorithm vs. Simulated Annealing Charles Barnes PHY 327.
Partial Reconfigurable Designs
Contents Introduction Bus Power Model Related Works Motivation
CSE 589 Applied Algorithms Spring 1999
Xin-She Yang, Nature-Inspired Optimization Algorithms, Elsevier, 2014
Algorithm Course Algorithms Lecture 3 Sorting Algorithm-1
Reconfigurable Computing (EN2911X, Fall07)
Presentation transcript:

Threshold Voltage Assignment to Supply Voltage Islands in Core- based System-on-a-Chip Designs Milestone 2: Steven Beigelmacher Gall Gotfried 03/23/2005

Overview Review What are we doing? How are we doing it? Parquet Code overview Closer look at the relevant portions What have we done? What worries us? Demo Milestones

Review Voltage islands are regions where nearby IP blocks use a supply voltage different from the full-chip supply We propose taking voltage islands in a core-based SoC design, and adding Vth assignments and latency measures A coarse-grained placement problem

Review Different classes of placement algorithms exist Integer Linear Programming, Recursive, Iterative We went with an iterative solver Want to avoid greedy algorithms Simulated annealing – locally bad choices can be globally good Parquet – S. Adya, H. Chan, I. Markov Pronunciation: pär-'kA to make of parquetry Parquetry -- work in the form of usually geometrically patterned wood laid or inlaid especially for floors

Review Simulated annealing loops are made up of two phases What are the set of perturbations I can make to the current solution? (move function) What is the relative “goodness” of that change? (cost function) Move Function Move block to spot (x,y), swap two blocks, block rotation, block scaling, etc

Review Cost Function Calculate a number quantifying the “goodness” of the solution How good a solution is will depend on the area, aspect ration, wire length, etc What are we doing? Modifying the move function to make moves creating voltage islands Modifying the cost function to take into account these voltage islands

Current State of Parquet Code contains no comments Only minimal support from the authors Primary author has moved on to industry Navigating the code has consumed most of our time Doxygen to the rescue: t/index.html t/index.html

Parquet Main Call Graph

Parquet Annealing Graph Annealer.cxx, for the curious

Selecting a Move Randomly picking which move to make Making the move

Checking the Cost Parquet uses different linear cost functions depending on emphasis of aspect ratio, wire length, or area AR and minWL AR minWL None Calculation of these delta components changes as t  0

Accepting a Move Accept good moves Else, accept bad moves with some probability that decreases as t  0 Once t equals 0, run a few more greedy iterations

Needed Parquet Modifications Node objects (blocks for placement) have been modified to include list of possible supply voltages, current supply voltage Input node file stores these voltages, which are read during the creation of the Parquet object

Parquet Obstacles Voltage islands depend on adjacency of blocks Need a way to determine of two blocks at the same Vdd can be bound without intersecting a block running at a different Vdd This might fall out easily from sequence- pairs. We’re looking into this

Next Set of Modifications Once we can detect voltage islands, need to account for them in the cost functions Will need to examine linear vs. quadratic, convergence issues, weights, etc Generate move functions that will push designs towards creating voltage islands Still feasible to do Vth and latency optimizations?

Demo Time! Output diagram now displays the voltage at which each block is currently running We can’t yet detect islands, so the annealer has no way to converge on solutions with islands at this time

Milestones Previous work exploration Begin implementing algorithm for Vdd island partitioning Deadline 02/23/2005 Extend Algorithm Create graphical interface to algorithm to ease understanding Extend algorithm to parse voltage assignments and generate output graphs Deadline 03/21/2005 Achieve Results Modify move and cost functions to account for supply voltage islands Test given benchmarks with voltage assignments and examine output graphs Extend modifications to include threshold voltages and examine output graphs Deadline 04/11/2005

You Got Questions We Got Answers