Top 3mm (22 pads) x 6mm (59 pads) Vicm DAC_b DAC_p AVDD DAC_Iref DAC_Iout Iref Vicm AVDD AGND Vina Vinb DVDD DGND ClearB DFFclk1 DFFclk2 clkH1 clkH1_mod.

Slides:

Advertisements

Similar presentations

Basic Knowledge of Data Converters

Advertisements

Georgia Tech Digital Back-end µHRG interface Curtis Mayberry School of Electrical and Computer Engineering Georgia Institute of Technology January 13 th,

STM32F10x Changes v1.5 to 1.4 HD added Changes v1.4 to 1.3

ECT 357 Ch 10 Analog to Digital COnversion. Today’s Quote: It’s better to die with a good name than to live with a bad one. It’s better to die with a.

Analog-to-Digital Converters

Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.

1 Final Presentation Project A – Spring 2009 High Speed Signal Processing Board Design Student: Nir Malka Lior Rom Instructor: Mike Sumszyk Duration: 1.

Decoder* CentroidingNon-Centroiding Transistor matching (small transistors) Transistor matching (large transistors) Addr b Iref Iout b Iref DAC en_out.

SVT TDR meeting – March 30, 2012 List of peripheral blocks for SVT strip readout chips.

HARDWARE OPAL-RT MARC PASTOR Real-Time 2009 Montreal, Quebec, Canada.

ASIC1  ASIC2 Things still to learn from ASIC1 Options for ASIC 1.01  1.1  1.2 Logic test structure for ASIC2.

Experience with the MVD Living around the beam pipe Components, connections, signals, systems Hubert van Hecke - Los Alamos.

CVD PCB, first steps. 15 mm 25 mm Chip area. No ground plane underneath the chip. Bulk isolated => only one ground line Power lines Connector: 11,1mm*2,1mm:

Single Board Controller Comments Roger Smith Caltech

Acceleration Sensor SPI Emulator UNIVERSITATEA “POLITEHNICA” DIN TIMIŞOARA FACULTATEA DE ELECTRONICĂ ŞI TELECOMUNICAŢII DEPARTAMENTUL DE ELECTRONICĂ APLICATĂ.

Phase-1 Design. i PHC Phase /04/2008 System Overview Clock, JTAG, sync marker and power supply connections Digital output.

Front End Circuit.. CZT FRONT END ELECTRONICS INTERFACE CZTASIC FRONT END ELECTRONICS TO PROCESSING ELECTRONICS -500 V BIAS+/-2V +/-15V I/O signal.

The AFTER electronics from a user’s point of view D. Attié, P. Colas Mamma meeting,CERN Feb T2K electronics.

Final Presentation Winter Final Presentation Winter Students Naftali Weiss Nadav Melke Instructor Mony Orbach Duration Single Semester.

Front-end readout study for SuperKEKB IGARASHI Youichi.

Class-D Garage Band Amplifier Team: Aaron Danielson, Robert Mann, Randall Newcomb, Scott Russell Sponsor: Nigel Thompson Advisor: Dr. William Harrison.

6 Oct 2003Vince Pavlicek1 Make a BPM out of a Damper?

IT-101 Section 001 Lecture #9 Introduction to Information Technology.

By James Cockrell and Justin Loveless

ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012

Omnisys There are a few different activities at Omnisys that may be of your interests. –New correlation spectrometer IC’s. –New FFT spectrometers –Future.

ABCN Pad ring V8.0 30/04/13F. Anghinolfi/K. Swientek1 Final ABC130 pads distribution.

Analog to Digital Converters

Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.

Comparators, DAC, and ADC

09/02/20121 Delay Chip Prototype & SPI interface Joan Mauricio La Salle (URL) 15/02/2013.

LC Power Distribution & Pulsing Workshop, May 2011 Super-ALTRO Demonstrator Test Results LC Power Distribution & Pulsing Workshop, May nd November.

12/17/01 Ron Sidwell 1 Run2b Datapath 17 Dec Update Bill Reay, Ron Sidwell, Noel Stanton, Russell Taylor, Kansas State University.

HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.

Group: CCM Project 2.5. EMERSON Emerson is a diversified global manufacturing company.  Provides innovative solutions to customers in the following areas:

Single Board Controller Comments Roger Smith Caltech

QIE10 development Nov. 7, 2011: The first full-chip prototype was submitted to MOSIS. Output is 2-bit exponent (four ranges) and 6-bit mantissa (non-linear.

CS-EE 481 Spring University of Portland School of Engineering Project Golden Mantle CMOS 8-Bit Analog-to-Digital Converter Team T Travis Tompkins.

Performed by: Nir Malka, Lior Rom Instructor: Mike Sumzik המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי לישראל.

Connector pinouts SiPM4 SiPM3 Power DGND DVDD AGND BiasGND AV- AV+ Bias AGND Digital I/O Enable AGND TRGOUT EXTTRG AGND DOUT1 DOUT2.

Connector pinouts Digital I/O Power TOut AOut DGND DVDD AGND BiasGND AV- AV+ Bias T1Out T1+ T2+ T2Out AGND Enable AGND TRGOUT.

Grounding ADCs & DACs Data Converters (ADCs and DACs) are accurate and sensitive analog devices whose analog ports are vulnerable to unwanted noise (most.

H. Krüger, , DEPFET Workshop, Heidelberg1 System and DHP Development Module overview Data rates DHP function blocks Module layout Ideas & open questions.

Update on the Bus, the HDI and peripheral electronics M. Citterio on behalf of INFN Milano and University of Milan SuperB Workshop: SVT Meeting.

FONT4 Status Report Glenn Christian John Adams Institute, Oxford for FONT collaboration.

Week 22: Schematic Week 23-Week 27: Routing Gerber files have been available since 9th July 1st prototype: – PCB manufacturer: supervised by KIT – Cabling:

The reading is 7.38 mm. The reading is 7.72 mm.

ASAD Workshop Saclay (CEA Irfu) November 25, AGET circuit: Application Information actar.

Tomasz Hemperek, STATUS OF DHPT 1.0 PXD/SVD Workshop 5 th February 2013.

Residential Audio & Video Systems Copyright © 2005 Heathkit Company, Inc. All Rights Reserved Presentation 15 – Digital Audio and Video.

MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.

Injector II Low Level RF & Interlock – Status

Iwaki System Readout Board User’s Guide

Hans Krüger, University of Bonn

Chapter D – Serial Connections to the RPi and Analog-to-Digital Converters

Top 6 Strategies of Digital Marketing.

1 Gbit/s Serial Link 1 Gbit/s Data Link Using Multi Level Signalling

بسم الله الرحمن الرحيم الموضوع:الوضوء صفته وفرائضه وسننه

MCP Electronics Time resolution, costs

Design for Simple Spiking Neuron Model

Digital Signal Processing

數位控制理論簡介.

Is it no problem? => No problem Is there anything “Don’ts” here?

C.2.10 Sample Questions.

C.2.8 Sample Questions.

C.2.8 Sample Questions.

Beam Beam electronics Block diagram disc gated disc gate disc gated

Motor (rotor in vacuum)

Chapter 4 Signals Analog and digital Aperiodic and periodic signals

Presentation transcript:

Top 3mm (22 pads) x 6mm (59 pads) Vicm DAC_b DAC_p AVDD DAC_Iref DAC_Iout Iref Vicm AVDD AGND Vina Vinb DVDD DGND ClearB DFFclk1 DFFclk2 clkH1 clkH1_mod clkS1 clkS1_mod Set_bar1 Set_bar2 Dvalid_in Dvalid Dout Vref_p Vref_n XEN_SF_CALIB Comp_out_p Comp_out_n B Aout2 Aout1 AGND Xnew_clk_bar

clkS1 set_bar1 DFFclk1 clkH1 set_bar2 DFFclk2 sample_in (adc valid) Vina and Vinb are sampled here The ADC clock is clkS1 ORed with clkH1 The DIO Board is based on a 10MHz clock (0.1usec clock period) 1.2usec clock period 0.1u.2u.3u.4u.5u.6u.7u.8u.9u 1u 1.1u

clkS1 set_bar1 DFFclk1 clkH1 set_bar2 DFFclk2 sample_in (adc valid) Vina and Vinb are sampled here The ADC clock is clkS1 ORed with clkH1 The DIO Board is based on a 10MHz clock (0.1usec clock period) 1.2usec clock period 0.1u.2u.3u.4u.5u.6u.7u.8u.9u 1u 1.1u 1.2u One DAC Analog value Digital Control Signals

Din 1.2usec clock period 0 (1.2us) 2x(1.2us) 3x(1.2us) 4x(1.2us) 5x(1.2us) 6x(1.2us) DAC = 0 ADC Control Signals overview Digital Control Signals DAC = 1DAC = 2DAC = 3DAC = 4DAC = 5

Top

Design Number: 80172Customer Name: Brita Olson Design Name: CPP2_ADCCustomer Account: 3955 MOSIS PKG Name: PGA65Phone: (909) Quantity Packaged: AllFax: (909) Min Pad Size (X): 78umMin Pad pitch (X): 90 um Min Pad Size (Y): 78umMin Pad pitch (Y): 90 um Cavity size: 400milsNo Rotation