SYEN 3330 Digital Systems Jung H. Kim Chapter 2-5 1 SYEN 3330 Digital Systems Chapter 2 – Part 5.

Slides:



Advertisements
Similar presentations
KU College of Engineering Elec 204: Digital Systems Design
Advertisements

Gate-Level Minimization
Overview Part 1 – Gate Circuits and Boolean Equations
K-Map Simplification COE 202 Digital Logic Design Dr. Aiman El-Maleh
Based on slides by: Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 8 – Systematic Simplification.
Chapter 3 Simplification of Switching Functions. Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
Gate-level Minimization
Gate-Level Minimization. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapter 2 – Part 4.
Chapter 3 Simplification of Switching Functions
Circuit Optimization Goal: To obtain the simplest implementation for a given function Optimization is a more formal approach to simplification that is.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Chapter 2 – Combinational.
SYEN 3330 Digital Systems Jung H. Kim Chapter SYEN 3330 Digital Systems Chapter 2 – Part 6.
CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.
Computer Engineering (Logic Circuits) (Karnaugh Map)
ECE 331 – Digital System Design Karnaugh Maps and Determining a Minimal Cover (Lecture #7) The slides included herein were taken from the materials accompanying.
بهينه سازي با نقشة کارنو Karnaugh Map. 2  Method of graphically representing the truth table that helps visualize adjacencies 2-variable K-map 3-variable.
Combinational Logic Circuits Chapter 2 Mano and Kime.
EECC341 - Shaaban #1 Lec # 7 Winter Combinational Circuit Minimization Canonical sum and product logic expressions do not provide a circuit.
Simplifying Boolean Expressions Using K-Map Method
IKI a-Simplification of Boolean Functions Bobby Nazief Semester-I The materials on these slides are adopted from those in CS231’s Lecture.
Overview Part 2 – Circuit Optimization 2-4 Two-Level Optimization
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Chapter 2 – Combinational.
1 Chapter 5 Karnaugh Maps Mei Yang ECG Logic Design 1.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
Department of Computer Engineering
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
Optimization Algorithm
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. Circuit Optimization Logic and Computer Design Fundamentals.
Chapter 3 Gate-Level Minimization
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
ECE 3110: Introduction to Digital Systems Symplifying Products of sums using Karnaugh Maps.
Combinational Logic Part 2: Karnaugh maps (quick).
Circuit Minimization. It is often uneconomical to realize a logic directly from the first logic expression that pops into your head. Canonical sum and.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
EE345 – Micro-Controllers Gate-Level Minimization Prof. Ahmad Abu-El-Haija.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
Gate-Level Minimization
Gate-level Minimization
Computer Engineering (Logic Circuits) (Karnaugh Map)
Chapter3: Gate-Level Minimization Part 1 Origionally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
Chapter 3 The Karnaugh Map
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
Ahmad Almulhem, KFUPM 2010 COE 202: Digital Logic Design Combinational Logic Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
June 12, 2002© Howard Huang1 Karnaugh maps Last time we saw applications of Boolean logic to circuit design. – The basic Boolean operations are.
Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
1 Example: Groupings on 3-Variable K-Maps BC F(A,B,C) = A ’ B ’ A BC F(A,B,C) = B ’ A
ECE/CS 352 Digital System Fundamentals1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 2 – Part 5 Tom Kaminski & Charles R. Kime.
EE2420 – Digital Logic Summer II 2013 Hassan Salamy Ingram School of Engineering Texas State University Set 5: Karnaugh Maps.
Karnaugh Map (K-Map) By Dr. M. Khamis Mrs. Dua’a Al Sinari.
1 Gate Level Minimization EE 208 – Logic Design Chapter 3 Sohaib Majzoub.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
Karnaugh Maps (K maps).
ECE 301 – Digital Electronics Minimizing Boolean Expressions using K-maps, The Minimal Cover, and Incompletely Specified Boolean Functions (Lecture #6)
Based on slides by:Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 7 – Karnaugh Maps.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
1 EENG 2710 Chapter 3 Simplification of Switching Functions.
CHAPTER 3 Principles of Combinational Logic (Sections )
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
CHAPTER 3 Simplification of Boolean Functions
Computer Organisation
ECE 331 – Digital System Design
CHAPTER 5 KARNAUGH MAPS 5.1 Minimum Forms of Switching Functions
Optimization Algorithm
SYEN 3330 Digital Systems Chapter 2 – Part 5 SYEN 3330 Digital Systems.
Chapter 3 Gate-level Minimization.
MINTERMS and MAXTERMS Week 3
COE 202: Digital Logic Design Combinational Logic Part 3
Overview Part 2 – Circuit Optimization
ECE 331 – Digital System Design
Presentation transcript:

SYEN 3330 Digital Systems Jung H. Kim Chapter SYEN 3330 Digital Systems Chapter 2 – Part 5

SYEN 3330 Digital Systems Chapter Three-Variable Maps Reduced literal product terms for SOP standard forms correspond to rectangles on K-maps containing cell counts that are powers of 2. Rectangles of 2 cells represent 2 adjacent minterms; of 4 cells represent 4 minterms that form a “pairwise adjacent” ring. Rectangles can be in many different positions on the K-map since adjacencies are not confined to cells truly next to teach other.

SYEN 3330 Digital Systems Chapter Three-Variable Maps Topological warps of 3-variable K-maps that show all adjacencies:  Venn Diagram Cylinder YZ X

SYEN 3330 Digital Systems Chapter Three-Variable Maps Example Shapes of Rectangles: X Y Z XX YY ZZ ZZ

SYEN 3330 Digital Systems Chapter Three Variable Maps F(x,y,z) =  x y+ z

SYEN 3330 Digital Systems Chapter Three-Variable Map Simplification F(X,Y,Z) =  (0,1,2,4,6,7)

SYEN 3330 Digital Systems Chapter Four Variable Maps x y z w w'x'y'z'w'x'y'zw'x'yz' w'xy'z'w'xy'zw'xyz'w'xyz wx'y'z'wx'y'zwx'yz'wx'yz wxy'z'wxy'zwxyz'wxyz x y z w m0m0 m1m1 m2m2 m3m3 m4m4 m5m5 m6m6 m7m7 m8m8 m9m9 m 10 m 11 m 12 m 13 m 14 m 15

SYEN 3330 Digital Systems Chapter Four Variable Terms Four variable maps can have terms of:  Single one = 4 variables, (i.e. Minterm)  Two ones = 3 variables,  Four ones = 2 variables  Eight ones = 1 variable,  Sixteen ones = zero variables (i.e. Constant "1")

SYEN 3330 Digital Systems Chapter Four-Variable Maps Example Shapes of Rectangles: X Y Z XX YY ZZ ZZ XX W WW

SYEN 3330 Digital Systems Chapter Four-Variable Map Simplification F(W,X,Y,Z) =  (0, 2,4,5,6,7,8,10,13,19)

SYEN 3330 Digital Systems Chapter Four-Variable Map Simplification F(W,X,Y,Z) =  (3,4,5,7,13,14,15,17)

SYEN 3330 Digital Systems Chapter Systematic Simplification A Prime Implicant is a product term obtained by combining the maximum possible number of adjacent squares in the map. A is a prime implicant is called an Essential Prime Implicant if it is the only prime implicant that covers (includes) one or more minterms. Prime Implicants and Essential Prime Implicants can be determined by inspection of the K-Map. A set of prime implicants that "covers all minterms" means that, for each minterm of the function, there is at least one prime implicant in the selected set of prime implicants that includes the minterm.

SYEN 3330 Digital Systems Chapter Example of Prime Implicants

SYEN 3330 Digital Systems Chapter Prime Implicant Practice F(A,B,C,D) =  (0,2,3,8,9,10,11,12,13,14,15)

SYEN 3330 Digital Systems Chapter Systematic Approach (No Don’t Cares) 1.Select all Essential PI’s 2.Find and delete all Less Than PI’s 3.Repeat 1) and 2) until all minterms are covered If Cycles Occur: 4.Arbitrarily select a PI and generate a cover. 5.Delete the selected PI and generate a new cover 6.Select the cover with fewer literals 7.If a new cycle appears, repeat steps 4), 5), and 6) and compare all solutions for the best.

SYEN 3330 Digital Systems Chapter Other PI Selection

SYEN 3330 Digital Systems Chapter Example 2 from Supplement 1

SYEN 3330 Digital Systems Chapter Example 2 (Continued)

SYEN 3330 Digital Systems Chapter Another Example G(A,B,C,D) =  (0,2,3,4,7,12,13,14,15)

SYEN 3330 Digital Systems Chapter Five Variable or More K-Maps

SYEN 3330 Digital Systems Chapter Don't Cares in K-Maps Sometimes a function table contains entries for which it is known the input values will never occur. In these cases, the output value need not be defined. By placing a “don't care” in the function table, it may be possible to arrive at a lower cost logic circuit. “Don't cares” are usually denoted with an "x" in the K-Map or function table. Example of “Don't Cares” - A logic function defined on 4-bit variables encoded as BCD digits where the four-bit input variables never exceed 9, base 2. Symbols 1010, 1011, 1100, 1101, 1110, and 1111 will never occur. Thus, we DON'T CARE what the function value is for these combinations. “Don't cares“are used in minimization procedures in such a way that they may ultimately take on either a 0 or 1 value in the result.

SYEN 3330 Digital Systems Chapter Example: BCD “5 or More”

SYEN 3330 Digital Systems Chapter Product of Sums Example F(A,B,C,D) =  (3,9,11,12,13,14,15) +  d (1,4,6) Use and take complement of result: