A DFT Approach for Diagnosis and Process Variation-Aware Structural Test of Thermometer Coded Current Steering DAC's Rasit Onur Topaloglu and Alex Orailoglu.

Slides:



Advertisements
Similar presentations
Design Rule Generation for Interconnect Matching Andrew B. Kahng and Rasit Onur Topaloglu {abk | rtopalog University of California, San Diego.
Advertisements

Functions and Functional Blocks
Object Specific Compressed Sensing by minimizing a weighted L2-norm A. Mahalanobis.
Prof. Sin-Min Lee Department of Computer Science
Copyright © 2006 The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 1 ~ Curve Fitting ~ Least Squares Regression Chapter.
Analog-to-Digital Converter (ADC) And
Data Representation COE 202 Digital Logic Design Dr. Aiman El-Maleh
Integrals over Operators
Variance reduction techniques. 2 Introduction Simulation models should be coded such that they are efficient. Efficiency in terms of programming ensures.
Experimental Design, Response Surface Analysis, and Optimization
Ch11 Curve Fitting Dr. Deshi Ye
Digital to Analog and Analog to Digital Conversion
5/4/2006BAE Analog to Digital (A/D) Conversion An overview of A/D techniques.
EE5316 CMOS MIXED SIGNAL IC DESIGN – PRESENTATION 1 (SELECTION OF ARCHITECTURE) DIGITAL TO ANALOG CONVERTER - Rushabh Mehta, Manthan Sheth The University.
10/23/2003ME DAC Lecture1 DAC Sunij Chacko Pierre Emmanuel Deliou Thomas Holst Used with modification.
Designing Variation-Tolerance in Mixed-Signal Components of a System-on-Chip Wei Jiang and Vishwani D. Agrawal Electrical and Computer Engineering Auburn.
Current-Mode Multi-Channel Integrating ADC Electrical Engineering and Computer Science Advisor: Dr. Benjamin J. Blalock Neena Nambiar 16 st April 2009.
Topic 6: Introduction to Hypothesis Testing
Principal Component Analysis CMPUT 466/551 Nilanjan Ray.
The Simple Linear Regression Model: Specification and Estimation
Introduction to Inference Estimating with Confidence Chapter 6.1.
Designing Variation-Tolerance in Mixed-Signal Components of a System-on-Chip Wei Jiang and Vishwani D. Agrawal Electrical and Computer Engineering Auburn.
1 Rasit Onur Topaloglu and Alex Orailoglu University of California, San Diego Computer Science and Engineering Department.
Statistical Treatment of Data Significant Figures : number of digits know with certainty + the first in doubt. Rounding off: use the same number of significant.
Clustering Ram Akella Lecture 6 February 23, & 280I University of California Berkeley Silicon Valley Center/SC.
Techniques for studying correlation and covariance structure
Digital to Analog Converters
Objectives (BPS chapter 14)
1 Linear Methods for Classification Lecture Notes for CMPUT 466/551 Nilanjan Ray.
Principle Component Analysis (PCA) Networks (§ 5.8) PCA: a statistical procedure –Reduce dimensionality of input vectors Too many features, some of them.
Understanding ADC Specifications September Definition of Terms 000 Analogue Input Voltage Digital Output Code FS1/2.
The Examination of Residuals. Examination of Residuals The fitting of models to data is done using an iterative approach. The first step is to fit a simple.
Data Reduction. 1.Overview 2.The Curse of Dimensionality 3.Data Sampling 4.Binning and Reduction of Cardinality.
By: Amani Albraikan.  Pearson r  Spearman rho  Linearity  Range restrictions  Outliers  Beware of spurious correlations….take care in interpretation.
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
Technical Report of Web Mining Group Presented by: Mohsen Kamyar Ferdowsi University of Mashhad, WTLab.
Guillaume Laroche, Joel Jung, Beatrice Pesquet-Popescu CSVT
6.1 Inference for a Single Proportion  Statistical confidence  Confidence intervals  How confidence intervals behave.
Confidence intervals: The basics BPS chapter 14 © 2006 W.H. Freeman and Company.
On the Relation between SAT and BDDs for Equivalence Checking Sherief Reda Rolf Drechsler Alex Orailoglu Computer Science & Engineering Dept. University.
8.4.2 Quantum process tomography 8.5 Limitations of the quantum operations formalism 量子輪講 2003 年 10 月 16 日 担当:徳本 晋
Fast Query-Optimized Kernel Machine Classification Via Incremental Approximate Nearest Support Vectors by Dennis DeCoste and Dominic Mazzoni International.
Model Fusion and its Use in Earth Sciences R. Romero, O. Ochoa, A. A. Velasco, and V. Kreinovich Joint Annual Meeting NSF Division of Human Resource Development.
Analog/Digital Conversion
Figure Analog-to-digital conversion.. Figure The DAC output is a staircase approximation to the original signal. Filtering removes the sharp.
Sampling Design and Analysis MTH 494 Lecture-21 Ossam Chohan Assistant Professor CIIT Abbottabad.
Introduction to inference Estimating with confidence IPS chapter 6.1 © 2006 W.H. Freeman and Company.
Irfan Ullah Department of Information and Communication Engineering Myongji university, Yongin, South Korea Copyright © solarlits.com.
Multivariate statistical methods. Multivariate methods multivariate dataset – group of n objects, m variables (as a rule n>m, if possible). confirmation.
Image Enhancement Band Ratio Linear Contrast Enhancement
SENG521 (Fall SENG 521 Software Reliability & Testing Preparing for Test (Part 6a) Department of Electrical & Computer Engineering,
Estimating standard error using bootstrap
MECH 373 Instrumentation and Measurements
Prof. Sin-Min Lee Department of Computer Science
Fundamentals of Electric Circuits Chapter 5
Introduction to inference Estimating with confidence
Section 4.1 Eigenvalues and Eigenvectors
Sampling rate conversion by a rational factor
Principal Component Analysis (PCA)
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTES
Introduction to data converters
Confidence intervals: The basics
Dr. Clincy Professor of CS
Confidence intervals: The basics
ECE 352 Digital System Fundamentals
Chapter 5 Operational Amplifiers
ECE 352 Digital System Fundamentals
Objectives 6.1 Estimating with confidence Statistical confidence
Objectives 6.1 Estimating with confidence Statistical confidence
Communication Driven Remapping of Processing Element (PE) in Fault-tolerant NoC-based MPSoCs Chia-Ling Chen, Yen-Hao Chen and TingTing Hwang Department.
Presentation transcript:

A DFT Approach for Diagnosis and Process Variation-Aware Structural Test of Thermometer Coded Current Steering DAC's Rasit Onur Topaloglu and Alex Orailoglu { rtopalog | alex University of California, San Diego Computer Science and Engineering Department 9500 Gilman Dr., La Jolla, CA, { rtopalog | alex { rtopalog | alex Rasit Onur Topaloglu and Alex Orailoglu { rtopalog | alex University of California, San Diego Computer Science and Engineering Department 9500 Gilman Dr., La Jolla, CA, { rtopalog | alex { rtopalog | alex

OutlineOutline Current Steering Digital to Analog Converters 101 Current Steering Digital to Analog Converters 101 A Process Variation-Aware Soft Fault Model A Process Variation-Aware Soft Fault Model Process Variation Estimation Process Variation Estimation Reduction of Diagnosis Time Using Design for Testability Hardware Reduction of Diagnosis Time Using Design for Testability Hardware Experimental Results Experimental Results Current Steering Digital to Analog Converters 101 Current Steering Digital to Analog Converters 101 A Process Variation-Aware Soft Fault Model A Process Variation-Aware Soft Fault Model Process Variation Estimation Process Variation Estimation Reduction of Diagnosis Time Using Design for Testability Hardware Reduction of Diagnosis Time Using Design for Testability Hardware Experimental Results Experimental Results

IntroductionIntroduction Higher precision applications drive Digital to Analog Converter (DAC) resolutions to higher bits day by day Higher precision applications drive Digital to Analog Converter (DAC) resolutions to higher bits day by day Higher bit resolutions increase circuit complexity, hence increase test time and difficulty Higher bit resolutions increase circuit complexity, hence increase test time and difficulty In thermometer coded circuits, controllability is limited as each bit increment sums current of a new source with previous ones In thermometer coded circuits, controllability is limited as each bit increment sums current of a new source with previous ones Diagnosis of a fault or test is usually handled by exhaustively trying all input codes Diagnosis of a fault or test is usually handled by exhaustively trying all input codes Higher precision applications drive Digital to Analog Converter (DAC) resolutions to higher bits day by day Higher precision applications drive Digital to Analog Converter (DAC) resolutions to higher bits day by day Higher bit resolutions increase circuit complexity, hence increase test time and difficulty Higher bit resolutions increase circuit complexity, hence increase test time and difficulty In thermometer coded circuits, controllability is limited as each bit increment sums current of a new source with previous ones In thermometer coded circuits, controllability is limited as each bit increment sums current of a new source with previous ones Diagnosis of a fault or test is usually handled by exhaustively trying all input codes Diagnosis of a fault or test is usually handled by exhaustively trying all input codes

 4I2II I out (110) input shown for an 8-bit binary CSDAC (Current Steering DAC) Binary-Coded Current Steering Principle Input digital code selects current sources to be added to analog output Input digital code selects current sources to be added to analog output I out is the analog output I out is the analog output Current sources are in fact implemented by current mirrors using a common on-chip reference current Current sources are in fact implemented by current mirrors using a common on-chip reference current Input digital code selects current sources to be added to analog output Input digital code selects current sources to be added to analog output I out is the analog output I out is the analog output Current sources are in fact implemented by current mirrors using a common on-chip reference current Current sources are in fact implemented by current mirrors using a common on-chip reference current

Individual Current Distributions Soft faults for exponentially valued current sources would contribute integral and differential non-linearity (INL and DNL) degradation during certain transitions e.g. transition from 2^n-1 to 2^n Soft faults for exponentially valued current sources would contribute integral and differential non-linearity (INL and DNL) degradation during certain transitions e.g. transition from 2^n-1 to 2^n I 4I4I II I ref W 2 /L 2 W 1 /L 1 4I I ref W 2 /L 2 W 1 /L 1

Impact of Binary Coding on INL and DNL Transitions from 2^n-1 to 2^n activate totally differents sets of current sources Transitions from 2^n-1 to 2^n activate totally differents sets of current sources Due to limited spatial correlation between these groups, DNL will tend to get larger, which implicitly tend to enlarge INL Due to limited spatial correlation between these groups, DNL will tend to get larger, which implicitly tend to enlarge INL In thermometer-coded (TC-CSDACs), in these transitions, one more current source is added only, and hence outputs of these two codes highly correlated due to the 2^n-1 common elements In thermometer-coded (TC-CSDACs), in these transitions, one more current source is added only, and hence outputs of these two codes highly correlated due to the 2^n-1 common elements Transitions from 2^n-1 to 2^n activate totally differents sets of current sources Transitions from 2^n-1 to 2^n activate totally differents sets of current sources Due to limited spatial correlation between these groups, DNL will tend to get larger, which implicitly tend to enlarge INL Due to limited spatial correlation between these groups, DNL will tend to get larger, which implicitly tend to enlarge INL In thermometer-coded (TC-CSDACs), in these transitions, one more current source is added only, and hence outputs of these two codes highly correlated due to the 2^n-1 common elements In thermometer-coded (TC-CSDACs), in these transitions, one more current source is added only, and hence outputs of these two codes highly correlated due to the 2^n-1 common elements 7 8 Digital Analog DNL: max of stepwise differences INL: max difference between overall real and ideal lines

 III I out ( ) input for an 8-bit thermometer coded CSDAC IIII II Thermometer-Coded CSDACs (TC-CSDACs) (110) in binary is ( ) in thermometer code (110) in binary is ( ) in thermometer code Equal weighting of current sources prevents significant impact for faulty sources Equal weighting of current sources prevents significant impact for faulty sources Error correction capability is another attractive reason for choosing thermometer code ex: not possible as 1’s should be consecutive Error correction capability is another attractive reason for choosing thermometer code ex: not possible as 1’s should be consecutive (110) in binary is ( ) in thermometer code (110) in binary is ( ) in thermometer code Equal weighting of current sources prevents significant impact for faulty sources Equal weighting of current sources prevents significant impact for faulty sources Error correction capability is another attractive reason for choosing thermometer code ex: not possible as 1’s should be consecutive Error correction capability is another attractive reason for choosing thermometer code ex: not possible as 1’s should be consecutive

( ) input for an 8-bit thermometer coded CSDAC Current sources indexed with fixed bit positions Current sources indexed with fixed bit positions Fixed indexes imply a controllability restriction Fixed indexes imply a controllability restriction Diagnosis time for a faulty current source exponentially increases as compared to binary coded CSDACS Diagnosis time for a faulty current source exponentially increases as compared to binary coded CSDACS Current sources indexed with fixed bit positions Current sources indexed with fixed bit positions Fixed indexes imply a controllability restriction Fixed indexes imply a controllability restriction Diagnosis time for a faulty current source exponentially increases as compared to binary coded CSDACS Diagnosis time for a faulty current source exponentially increases as compared to binary coded CSDACS Diagnosis Restriction of TC-CSDACs  III I out IIII II

ex: In a 16-bit converter, current sources indexed by consecutive number laid out on separate corners Design Considerations for TC-CSDACs Current sources laid out in common-centroid layout style to minimize impact of process variations Current sources laid out in common-centroid layout style to minimize impact of process variations A number of most significant bits (MSB’s) and least significant bits (LSB’s) are grouped within themselves to further reduce process variation impacts A number of most significant bits (MSB’s) and least significant bits (LSB’s) are grouped within themselves to further reduce process variation impacts Current sources laid out in common-centroid layout style to minimize impact of process variations Current sources laid out in common-centroid layout style to minimize impact of process variations A number of most significant bits (MSB’s) and least significant bits (LSB’s) are grouped within themselves to further reduce process variation impacts A number of most significant bits (MSB’s) and least significant bits (LSB’s) are grouped within themselves to further reduce process variation impacts

A Practical TC-CSDAC Architecture m MSB’s are interpolated by n LSB’s where B, total number of bits, is m+n m MSB’s are interpolated by n LSB’s where B, total number of bits, is m+n Input to the TC-CSDAC is binary, hence binary to thermometer decoders used in the circuit Input to the TC-CSDAC is binary, hence binary to thermometer decoders used in the circuit Proposed fault model can be applied to MSB and LSB parts separately Proposed fault model can be applied to MSB and LSB parts separately

II For each die, a current source will have a fixed value picked up from its probability density function, caused by process variations probability I source Process-Aware Structural Soft Fault Model Process variations should not be mistaken as faults Process variations should not be mistaken as faults The proposed fault model: one current source might have an additional deviation from process variation effected value due to any modeled or un-modeled fault The proposed fault model: one current source might have an additional deviation from process variation effected value due to any modeled or un-modeled fault Process variations should not be mistaken as faults Process variations should not be mistaken as faults The proposed fault model: one current source might have an additional deviation from process variation effected value due to any modeled or un-modeled fault The proposed fault model: one current source might have an additional deviation from process variation effected value due to any modeled or un-modeled fault

Current sources are systematically correlated due to their close locations on die Current sources are systematically correlated due to their close locations on die Current sources can be represented as a sum of independent components through a technique called Principal Component Analysis (PCA) Current sources can be represented as a sum of independent components through a technique called Principal Component Analysis (PCA) Principal components corresponding to largest eigenvalues account for most of the variation Principal components corresponding to largest eigenvalues account for most of the variation Ratio of selected eigenvalues to all eigenvalues can be used to ensure a minimum variation Ratio of selected eigenvalues to all eigenvalues can be used to ensure a minimum variation Current sources are systematically correlated due to their close locations on die Current sources are systematically correlated due to their close locations on die Current sources can be represented as a sum of independent components through a technique called Principal Component Analysis (PCA) Current sources can be represented as a sum of independent components through a technique called Principal Component Analysis (PCA) Principal components corresponding to largest eigenvalues account for most of the variation Principal components corresponding to largest eigenvalues account for most of the variation Ratio of selected eigenvalues to all eigenvalues can be used to ensure a minimum variation Ratio of selected eigenvalues to all eigenvalues can be used to ensure a minimum variation I : normalized current source variables U : eigenvectors of correlation matrix C : principal components Estimation of Process Variations

A reduced number of principal components, M<N, is equivalent to deleting some of the columns A reduced number of principal components, M<N, is equivalent to deleting some of the columns Then, M of these equations can be chosen to obtain an M equation-M unknown system Then, M of these equations can be chosen to obtain an M equation-M unknown system The choice is made for consecutively indexed sources, as each source individually requires two measurements due to controllability restriction The choice is made for consecutively indexed sources, as each source individually requires two measurements due to controllability restriction A reduced number of principal components, M<N, is equivalent to deleting some of the columns A reduced number of principal components, M<N, is equivalent to deleting some of the columns Then, M of these equations can be chosen to obtain an M equation-M unknown system Then, M of these equations can be chosen to obtain an M equation-M unknown system The choice is made for consecutively indexed sources, as each source individually requires two measurements due to controllability restriction The choice is made for consecutively indexed sources, as each source individually requires two measurements due to controllability restriction 

 Process Variation-Aware Test Nominals M sources are measured for each chip, U is calculated from correlation matrix, hence only C values are left to be determined M sources are measured for each chip, U is calculated from correlation matrix, hence only C values are left to be determined Once C values are calculated, unmeasured N-M source I values can be calculated Once C values are calculated, unmeasured N-M source I values can be calculated Hence, these steps provide process-variation aware nominal values for each current source using few measurements, as N>>M even for 98% variation Hence, these steps provide process-variation aware nominal values for each current source using few measurements, as N>>M even for 98% variation M sources are measured for each chip, U is calculated from correlation matrix, hence only C values are left to be determined M sources are measured for each chip, U is calculated from correlation matrix, hence only C values are left to be determined Once C values are calculated, unmeasured N-M source I values can be calculated Once C values are calculated, unmeasured N-M source I values can be calculated Hence, these steps provide process-variation aware nominal values for each current source using few measurements, as N>>M even for 98% variation Hence, these steps provide process-variation aware nominal values for each current source using few measurements, as N>>M even for 98% variation

Acquiring Principal Components On-Chip Analog current is measured for up to principal component number of times; as low as ~ 6 measurements satisfactory to account for 98% variation Analog current is measured for up to principal component number of times; as low as ~ 6 measurements satisfactory to account for 98% variation No additional hardware is required to take these measurements, for ex. 6 consequent input codes, ( ),( ),( ),.., ( ), can be used to get these measurements No additional hardware is required to take these measurements, for ex. 6 consequent input codes, ( ),( ),( ),.., ( ), can be used to get these measurements Analog current is measured for up to principal component number of times; as low as ~ 6 measurements satisfactory to account for 98% variation Analog current is measured for up to principal component number of times; as low as ~ 6 measurements satisfactory to account for 98% variation No additional hardware is required to take these measurements, for ex. 6 consequent input codes, ( ),( ),( ),.., ( ), can be used to get these measurements No additional hardware is required to take these measurements, for ex. 6 consequent input codes, ( ),( ),( ),.., ( ), can be used to get these measurements

Correlation Model Output of a current source is spatially correlated to neighboring sources on layout as a result of silicon manufacturing steps Output of a current source is spatially correlated to neighboring sources on layout as a result of silicon manufacturing steps A spatial distance 2 correlation model is used A spatial distance 2 correlation model is used According to the correlation model, the correlation starts from a number close to 1 and decreases towards 0 with distance between each pair of sources According to the correlation model, the correlation starts from a number close to 1 and decreases towards 0 with distance between each pair of sources Output of a current source is spatially correlated to neighboring sources on layout as a result of silicon manufacturing steps Output of a current source is spatially correlated to neighboring sources on layout as a result of silicon manufacturing steps A spatial distance 2 correlation model is used A spatial distance 2 correlation model is used According to the correlation model, the correlation starts from a number close to 1 and decreases towards 0 with distance between each pair of sources According to the correlation model, the correlation starts from a number close to 1 and decreases towards 0 with distance between each pair of sources

Design for Test (DFT) Hardware One more decoder and some combinational gates added to the original decoder One more decoder and some combinational gates added to the original decoder Similar modification done for row selection hardware Similar modification done for row selection hardware test_sel=0 : original mode test_sel=0 : original mode test_sel=1 : one column is selected using Ci inputs and setting row_sel=1 test_sel=1 : one column is selected using Ci inputs and setting row_sel=1 One more decoder and some combinational gates added to the original decoder One more decoder and some combinational gates added to the original decoder Similar modification done for row selection hardware Similar modification done for row selection hardware test_sel=0 : original mode test_sel=0 : original mode test_sel=1 : one column is selected using Ci inputs and setting row_sel=1 test_sel=1 : one column is selected using Ci inputs and setting row_sel=1

Instead of exhaustively measuring current sources, particular groups of them are summed & measured Instead of exhaustively measuring current sources, particular groups of them are summed & measured This reduces the diagnosis time from quadratic to linear This reduces the diagnosis time from quadratic to linear Process-variation aware nominal test points are used for each source to create variation aware nominals Process-variation aware nominal test points are used for each source to create variation aware nominals One row selected such that the sum of current sources within are deviating from the average of remaining row sums; similarly for columns One row selected such that the sum of current sources within are deviating from the average of remaining row sums; similarly for columns Instead of exhaustively measuring current sources, particular groups of them are summed & measured Instead of exhaustively measuring current sources, particular groups of them are summed & measured This reduces the diagnosis time from quadratic to linear This reduces the diagnosis time from quadratic to linear Process-variation aware nominal test points are used for each source to create variation aware nominals Process-variation aware nominal test points are used for each source to create variation aware nominals One row selected such that the sum of current sources within are deviating from the average of remaining row sums; similarly for columns One row selected such that the sum of current sources within are deviating from the average of remaining row sums; similarly for columns Reduction of Diagnosis Time using DFT

Even a minor 20% deviational soft fault around process variation estimated values can be caught with ~100% efficiency! Even a minor 20% deviational soft fault around process variation estimated values can be caught with ~100% efficiency! Experimental Results

Error Rates for Process Estimation Examination of normalized error in last column reveals that difference between real and estimated values are almost negligible using 6 principal components Examination of normalized error in last column reveals that difference between real and estimated values are almost negligible using 6 principal components

Increasing bit requirements indicate detection of lower deviational faults due to averaging of non-faulty sources approaching the population mean Increasing bit requirements indicate detection of lower deviational faults due to averaging of non-faulty sources approaching the population mean Robustness for Increased Requirements

A process variation aware DFT method is proposed A process variation aware DFT method is proposed Even minor soft faults can be caught with the proposed technique due to accounting of process variations Even minor soft faults can be caught with the proposed technique due to accounting of process variations A fast diagnosis procedure is proposed with reasonable addition of DFT HW A fast diagnosis procedure is proposed with reasonable addition of DFT HW The proposed technique becomes more robust for increased bit requirements The proposed technique becomes more robust for increased bit requirements A process variation aware DFT method is proposed A process variation aware DFT method is proposed Even minor soft faults can be caught with the proposed technique due to accounting of process variations Even minor soft faults can be caught with the proposed technique due to accounting of process variations A fast diagnosis procedure is proposed with reasonable addition of DFT HW A fast diagnosis procedure is proposed with reasonable addition of DFT HW The proposed technique becomes more robust for increased bit requirements The proposed technique becomes more robust for increased bit requirements ConclusionsConclusions