Completed TasksTasks in Progress Raphael Build peak-and-hold circuit on PCB Configure external ADC and interface w/ PIC Dan Write PIC code for constant.

Slides:



Advertisements
Similar presentations
Programmable Interval Timer
Advertisements

Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.
Latches CS370 –Spring 2003 Section 4-2 Mano & Kime.
Digital Logic Chapter 5 Presented by Prof Tim Johnson
ReturnNext  Latch : a sequential device that watches all of its inputs continuously and changes its outputs at any time, independent of a clocking signal.
Specific requirements for analog electronics of a high counting rate TRD Vasile Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28,
Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.
WE’RE DONE!. Not Really WeekendMonday Raphael Build circuit on PCB Write miscellaneous firmware, i.e. DAC Dan Sam USB is tested and fully functional.
Completed TasksTasks in Progress Raphael Redo (if necessary) ExpressPCB schematic Circuit for voltage requirements? External power? Dan Researched components.
Raphael Finished and ordered the MCA PCB!. Dan Working on the UV PCB Determined an appropriate resistor value Read over Chen’s python code Estimated wavelength:
Gwynneth Davidoff, Kendall Pletcher, Mary Schmidt, Amy Whitcombe.
Olin Student Projects 2008 Keith Gendreau Code 662 NASA/GSFC
MCA Block Diagram Signal Comparator Peak and Hold Reset ADC USB Threshold PIC.
Gwynneth Davidoff, Kendall Pletcher, Mary Schmidt, Amy Whitcombe.
Interface 1: Knobs GUI: link the buttons/knobs to “an action”; prompt MCA.py USB Client: do bit-masking and packet formation; send data as a control transfer.
CS370 Counters. Overview °Counter: A register that goes through a prescribed series of states °Counters are important components in computers. °Counters.
What Happened Yesterday Steve Holt *ADC speed does not necessarily depend on clock speed; GHz crystal not needed Mihir Ravel *Voltage tolerance of the.
Aztec PC Oscilloscope Michael Mason Jed Brown Josh Price Andrew Youngs.
Flip-Flops Section 4.3 Mano & Kime. D Latch Q !Q CLK D !S !R S R X 0 Q 0 !Q 0 D CLK Q !Q Note that Q follows D when the clock in high, and.
Multichannel Analyzer (MCA) Raphael Cherney Dan Elg Sam Sun Chen Wang.
Fall 2007 L16: Memory Elements LECTURE 16: Clocks Sequential circuit design The basic memory element: a latch Flip Flops.
Unit 12 Registers and Counters Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh.
Time over Threshold Electronics for Neutrino Telescopy George Bourlis + multiplicity.
Asynchronous Counter © 2014 Project Lead The Way, Inc.Digital Electronics.
Counter Section 6.3.
1 Sequential Circuits Registers and Counters. 2 Master Slave Flip Flops.
Digital data acquisition1 Measuring ? „Wer misst, misst Mist.“ numeric result Sensing, Signal Processing Evaluation Physical/Chemical Property Physical/Chemical.
CS3350B Computer Architecture Winter 2015 Lecture 5.2: State Circuits: Circuits that Remember Marc Moreno Maza [Adapted.
Objectives: Given input logice levels, state the output of an RS NAND and RS NOR. Given a clock signal, determine the PGT and NGT. Define “Edge Triggered”
Astable: Having no stable state. An astable multivibrator oscillates between two quasistable states. Asynchronous Having no fixed time relationship Bistable.
Some Useful Circuits Lecture for CPSC 5155 Edward Bosworth, Ph.D. Computer Science Department Columbus State University.
Items -Latch/comparator issue is ok -ExpressPCB -ADC acquisition time.
Flip Flop
EE2174: Digital Logic and Lab Professor Shiyan Hu Department of Electrical and Computer Engineering Michigan Technological University CHAPTER 9 Sequential.
1 Registers and Counters A register consists of a group of flip-flops and gates that affect their transition. An n-bit register consists of n-bit flip-flops.
Rabie A. Ramadan Lecture 3
MAPS readout Systems Christoph Schrader Dresden
Beam phase and intensity measurement Grzegorz Kasprowicz Richard Jacobsson.
SEQUENTIAL CIRCUITS Component Design and Use. Register with Parallel Load  Register: Group of Flip-Flops  Ex: D Flip-Flops  Holds a Word of Data 
Front End Circuit.. CZT FRONT END ELECTRONICS INTERFACE CZTASIC FRONT END ELECTRONICS TO PROCESSING ELECTRONICS -500 V BIAS+/-2V +/-15V I/O signal.
Chap 5. Registers and Counters. Chap Definition of Register and Counter l a clocked sequential circuit o consist of a group of flip-flops & combinational.
JK Flip-Flop. JK Flip-flop The most versatile of the flip-flops Has two data inputs (J and K) Do not have an undefined state like SR flip-flops – When.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
HBD FEE test result summary + production schedule 16mv test pulse result –5X attenuator + 20:1 resistor divider at input (to reduce the noise on the test.
Digital Logic Design.
Time over Threshold Electronics for Neutrino Telescopes
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
PMT Readout and Floor Triggering Charge estimation using the times over the thresholds Event Building and Triggering + multiplicity George Bourlis.
VHDL Discussion Finite State Machines IAY 0600 Digital Systems Design Alexander Sudnitson Tallinn University of Technology 1.
Floyd, Digital Fundamentals, 10 th edShanghai Jiao Tong Midterm Examination Wednesday, 11/21/ :50 ~ 17:50 East Upper.
CEC 220 Digital Circuit Design Latches and Flip-Flops Monday, March 03 CEC 220 Digital Circuit Design Slide 1 of 19.
Synchronous Sequential Logic A digital system has combinational logic as well as sequential logic. The latter includes storage elements. feedback path.
Chapter 6 – Digital Electronics – Part 1 1.D (Data) Flip Flops 2.RS (Set-Reset) Flip Flops 3.T Flip Flops 4.JK Flip Flops 5.JKMS Flip Flops Information.
SphinX Workshop Wrocław 2007PP SphinX electronic delay times and priorities.
CS61C L24 State Elements : Circuits that Remember (1) Garcia, Fall 2014 © UCB Senior Lecturer SOE Dan Garcia inst.eecs.berkeley.edu/~cs61c.
Chap 5. Registers and Counters
Click to edit Master subtitle style Presented By Mythreyi Nethi HINP16C.
Sequential Logic Flip-Flop Circuits By Dylan Smeder.
0808/0809 ADC. Block Diagram ADC ADC0808/ADC Bit μP Compatible A/D Converters with 8-Channel Multiplexer The 8-bit A/D converter uses successive.
Readout controller Block Diagram S. Hansen - CD-1 Lehman Review1 VXO Ø Det Links to 24 SiPM Front End Boards Clock Event Data USB ARM uC A D Rd Wrt 100Mbit.
OMEGA3 & COOP The New Pixel Detector of WA97
Class Exercise 1B.
LATCHED, FLIP-FLOPS,AND TIMERS
Basic Digital Logic: X-OR and X-NOR Gates
Hellenic Open University
Latches and Flip-flops
Hellenic Open University
Digital Control Systems Waseem Gulsher
Chis status report.
Presentation transcript:

Completed TasksTasks in Progress Raphael Build peak-and-hold circuit on PCB Configure external ADC and interface w/ PIC Dan Write PIC code for constant time-to-sample, making sure to enable/read A/D and reset the comparator Test PIC code Sam Timing diagram Block diagram Set up low-speed, control transfer USB between PIC and PC Chen Look up desirable traits of commercial MCA GUIs

Signal Peak-and-Hold Comparator JK Flip-flop ADC 1 horizontal unit = 5 clock cycles = 250 ns After detecting rising- edge of comparator, count x (in this case 5) clock pulses, then enable ADC Assuming 800 kcps, the ADC takes 1.25 μs to sample Threshold Baseline Timing Diagram Reset

Comparator JK Flip-flop ADC Clock Reasons for a Flip-flop Prevents system from paralyzing A 2 nd data sampling cycle can’t begin in the midst of the 1 st Anything else? Positive edge- triggered Count 5 clock cycles before starting ADC

Signal Comparator Peak and Hold ADC USB Gain PIC Block Diagram Mac Buffer Threshold Coincidence/Anti-coincidence 10

Signal Comparator Peak and Hold ADC USB Gain PIC Mac Buffer Threshold Coincidence/Anti-coincidence 10

4 Knobs 1) Input gain 2) Threshold voltage 3) Time-to-sample 4) Coincidence, anti-coincidence, and no coincidence Group Tasks Test/fix the detector, pre-amplifier, and shaping-amplifier Look at the pulses coming from the X-ray source