Introduction to FPGA and DSPs Joe College, Chris Doyle, Ann Marie Rynning.

Slides:



Advertisements
Similar presentations
Field Programmable Gate Array
Advertisements

FPGA (Field Programmable Gate Array)
Hao wang and Jyh-Charn (Steve) Liu
Introduction to Programmable Logic John Coughlan RAL Technology Department Electronics Division.
+ CS 325: CS Hardware and Software Organization and Architecture Internal Memory.
Lecture 7 FPGA technology. 2 Implementation Platform Comparison.
EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.
Graduate Computer Architecture I Lecture 15: Intro to Reconfigurable Devices.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR SRAM-based FPGA n SRAM-based LE –Registers in logic elements –LUT-based logic element.
EECE579: Digital Design Flows
Lecture 2: Field Programmable Gate Arrays I September 5, 2013 ECE 636 Reconfigurable Computing Lecture 2 Field Programmable Gate Arrays I.
ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.
FPGA chips and DSP Algorithms By Emily Fabes. 2 Agenda FPGA Background Reasons to use FPGA’s Advantages and disadvantages of using FPGA’s Sample VHDL.
02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.
Configurable System-on-Chip: Xilinx EDK
Evolution of implementation technologies
Programmable logic and FPGA
1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.
Introduction to Field Programmable Gate Arrays (FPGAs) COE 203 Digital Logic Laboratory Dr. Aiman El-Maleh College of Computer Sciences and Engineering.
Implementation of DSP Algorithm on SoC. Mid-Semester Presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompaning engineer : Emilia Burlak.
CS 151 Digital Systems Design Lecture 38 Programmable Logic.
General FPGA Architecture Field Programmable Gate Array.
EET 252 Unit 5 Programmable Logic: FPGAs & HDLs  Read Floyd, Sections 11-5 to  Study Unit 5 e-Lesson.  Do Lab #5.  Lab #5a due next week. 
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
Lecture 2: Field Programmable Gate Arrays September 13, 2004 ECE 697F Reconfigurable Computing Lecture 2 Field Programmable Gate Arrays.
FPGA and CADs Presented by Peng Du & Xiaojun Bao.
DSD Presentation Introduction of Actel FPGA. page 22015/9/11 Presentation Outline  Overview  Actel FPGA Characteristic  Actel FPGA Architecture  Actel.
Introduction to Computing: Lecture 4
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 4 Programmable.
Introduction to Programmable Logic Devices John Coughlan RAL Technology Department Electronics Division.
Electronics in High Energy Physics Introduction to Electronics in HEP Field Programmable Gate Arrays Part 1 based on the lecture of S.Haas.
PROGRAMMABLE LOGIC DEVICES (PLD)
Research on Reconfigurable Computing Using Impulse C Carmen Li Shen Mentor: Dr. Russell Duren February 1, 2008.
1 Moore’s Law in Microprocessors Pentium® proc P Year Transistors.
J. Christiansen, CERN - EP/MIC
Programmable Logic Devices
Introduction to FPGA Created & Presented By Ali Masoudi For Advanced Digital Communication Lab (ADC-Lab) At Isfahan University Of technology (IUT) Department.
Field Programmable Gate Arrays (FPGAs) An Enabling Technology.
Basic Sequential Components CT101 – Computing Systems Organization.
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University
EE3A1 Computer Hardware and Digital Design
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
CPLD Vs. FPGA Positioning Presentation
M.Mohajjel. Why? TTM (Time-to-market) Prototyping Reconfigurable and Custom Computing 2Digital System Design.
ESS | FPGA for Dummies | | Maurizio Donna FPGA for Dummies Basic FPGA architecture.
Introduction to Field Programmable Gate Arrays Lecture 1/3 CERN Accelerator School on Digital Signal Processing Sigtuna, Sweden, 31 May – 9 June 2007 Javier.
Survey of Reconfigurable Logic Technologies
Delivered by.. Love Jain p08ec907. Design Styles  Full-custom  Cell-based  Gate array  Programmable logic Field programmable gate array (FPGA)
FPGA Field Programmable Gate Arrays Shiraz University of shiraz spring 2012.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.
Thinning Lines Between Software and Hardware Programmable Logic Devices Adam Foust.
Introduction to Field Programmable Gate Arrays (FPGAs) EDL Spring 2016 Johns Hopkins University Electrical and Computer Engineering March 2, 2016.
A Brief Introduction to FPGAs
FPGA Technology Overview Carl Lebsack * Some slides are from the “Programmable Logic” lecture slides by Dr. Morris Chang.
Rapid Prototyping with PLDs 4 th & 7 th October 2005.
Field Programmable Gate Arrays
Programmable Logic Devices
Sequential Programmable Devices
Topics SRAM-based FPGA fabrics: Xilinx. Altera..
Design for Embedded Image Processing on FPGAs
Introduction to Programmable Logic
Electronics for Physicists
ELEN 468 Advanced Logic Design
We will be studying the architecture of XC3000.
Digital Fundamentals Tenth Edition Floyd Chapter 11.
Electronics for Physicists
(Lecture by Hasan Hassan)
Programmable logic and FPGA
Reconfigurable Computing (EN2911X, Fall07)
Presentation transcript:

Introduction to FPGA and DSPs Joe College, Chris Doyle, Ann Marie Rynning

Field Programmable Gate Arrays

3 Architecture Logic Block Interconnection Input/Output Switch Box Connect Block

4 Architecture Logic Block Interconnection Input/Output Switch Box Connect Block Logic Block Options –Transistor pairs –Basic small gates (such as two-input NAND’s or exclusive-OR’ s) –Multiplexers –Look-up tables (LUT’s) –Wide-fanin AND-OR structures Granularity

5 Architecture Logic Block Interconnection Input/Output Switch Box Connect Block Altera’s Stratix II ALM

6 Architecture Logic Block Interconnection Input/Output Switch Box Connect Block Xilink’s Virtex 4

7 Architecture Routing Options –From nearest neighbor mesh to much more complex, like that in multiplexers –Wire segments of varying lengths Delay Considerations Density Considerations Logic Block Interconnection Input/Output Switch Box Connect Block

8 Architecture Logic Block Interconnection Input/Output Switch Box Connect Block Provide programmable multiplexers signals Connect shorter local wires to longer-distance routing resources

9 Architecture Logic Block Interconnection Input/Output Switch Box Connect Block Used to change the direction of a signal

10 Programmable Switch Technology SRAM Antifuse EPROM SRAM Cell SRAM Cell 0 1 MUX0 or 1 Control Pass Gate Multiplexer

11 Programmable Switch Technology SRAM Antifuse EPROM Disadvantages Advantages Volatile External Permanent Memory Required Large Area Required Reprogrammable, easily and quickly Requires only standard integrated circuit process technology (as opposed to Antifuse)

12 Programmable Switch Technology SRAM Antifuse EPROM 0 1

13 Programmable Switch Technology SRAM Antifuse EPROM Disadvantages Advantages Not reprogrammable; links made are permanent Requires extra circuitry to deliver the high programming voltage Small size Relatively low series resistance Low parasitic capacitance

14 Programmable Switch Technology SRAM Antifuse EPROM Control Gate Floating Gate Bit Line Word Line DrainSource Oxide Layer Control Gate Floating Gate Bit Line Word Line DrainSource Oxide Layer

15 Programmable Switch Technology SRAM Antifuse EPROM Disadvantages Advantages High resistance of EPROM transistors High static power consumption UV light exposure needed to reprogram No external memory required; retains memory even without power Reprogrammable

16 Other Design Considerations Hard wired components Heterogeneous Memory Heterogeneous Routing Multi-FPGAs 3D FPGAs (developing) Disadvantages Advantages Shorter delay Fewer switches are required, so space is saved Fewer switches are required, so less power is needed Less flexible design Greater potential for unused, wasted space

17 Other Design Considerations Hard wired components Heterogeneous Memory Heterogeneous Routing Multi-FPGAs 3D FPGAs (developing) Unused memory arrays are used to implement logic Denser implementation of logic Dependent on the architecture of the memory arrays Disadvantages Advantages

18 Other Design Considerations Hard wired components Heterogeneous Memory Heterogeneous Routing Multi-FPGAs 3D FPGAs (developing) Directionally Biased Nonuniform

19 Other Design Considerations Hard wired components Heterogeneous Memory Heterogeneous Routing Multi-FPGAs 3D FPGAs (developing)

20 Other Design Considerations Hard wired components Heterogeneous Memory Heterogeneous Routing Multi-FPGAs 3D FPGAs (developing) Disadvantages Advantages More logical units in same area Short average interconnect distance Increased number of logic block neighbors Lower power consumption Additional manufacturing steps of transfer and interconnection Large number of I/O needed for area

21 FPGA Producers Major Producers Smaller Producers (specialty)

Digital Signal Processors

23 Brief History of DSPs Intel AMI Bell Labs NEC and AT&T TI, Motorola, Analog Today

24 DSP Algorithms Data Feedback Math –Multiply-Accumulate (MAC)

25 Analog Blackfin DSP RISC MCU Dual core Clock control

26 Analog Blackfin Fast MAC Parallelism Pipelines Close/fast storage Multiple memories High-bandwidth buses External interface

27 Analog Blackfin Fast MAC Parallelism Pipelines Close/fast storage Multiple memories High-bandwidth buses External interface

28 Analog Blackfin Fast MAC Parallelism Pipelines Close/fast storage Multiple memories High-bandwidth buses External interface

29 Analog Blackfin Fast MAC Parallelism Pipelines Close/fast storage Multiple memories High-bandwidth buses External interface

30 Analog Blackfin Fast MAC Parallelism Pipelines Close/fast storage Multiple memories High-bandwidth buses External interface

31 Analog Blackfin Fast MAC Parallelism Pipelines Close/fast storage Multiple memories High-bandwidth buses External interface

32 Analog Blackfin Fast MAC Parallelism Pipelines Close/fast storage Multiple memories High-bandwidth buses External interface

33 Analog Blackfin Fast MAC Parallelism Pipelines Close/fast storage Multiple memories High-bandwidth buses External interface

34 Analog Blackfin DSP RISC MCU Dual core Clock control

35 Analog Blackfin DSP RISC MCU Dual core Clock control

36 Analog Blackfin

37 Analog Blackfin DSP RISC MCU Dual core Clock control

38 Analog Blackfin

39 DSP Research Modeling Design DSP → FPGA

40 DSP Research Modeling Design DSP → FPGA Algorithm Design and Prototyping Implementation Hardware and Software Design Iteration Algorithm Design Implementation Hardware and Software Design Iteration TraditionalADD

41 DSP Research Modeling Design DSP → FPGA

42 ASIC vs. µP vs. Reconfigurable Application Specific Integrated Circuit –Designed to perform a specific computation –Circuit cannot be altered after fabrication Software Programmed Microprocessors –Modification with software –Slower than ASICs Reconfigurable Computing –FPGAs and DSPs –Easily modifiable –Larger Area

43 Comparison Virtex-4 FPGA Xilinx 500 MHz Processor 18-Bit MACS 48-Bit Accumulator Up to 1392K Bytes of On-Chip Memory Brand-New Blackfin DSP Analog Devices 600 MHz Processor Two 16-Bit MACS 40-Bit Accumulator 308K Bytes of On- Chip Memory Somewhat Older

44 Comparison Criteria Performance – MIPS, MMACS, MHz Price Development Tools Supply Voltage Implementation Time Flexibility Most Importantly: Comfort Level

45 FPGA: Virtex-4 DSP Slice

46 FPGA: Virtex-4 DSP Slice

47 DSP: Blackfin Processor Core

48 DSP: Blackfin Processor Core

49 DSP: Blackfin Processor Core

50 How to Use and Program an FPGA Write HDL code Generate Netlist Place and Route Generate Binary File Power On FPGA Configure FPGA Verilog VHDL (Very High Speed Integrated Circuit Hardware Description Language)

51 How to Use and Program an FPGA Write HDL code Generate Netlist Place and Route Generate Binary File Power On FPGA Configure FPGA Lists components that are connected to each other Lists connections between components, power, and ground

52 How to Use and Program an FPGA Write HDL code Generate Netlist Place and Route Generate Binary File Power On FPGA Configure FPGA Often performed by the FPGA company's proprietary software Determines which logic blocks to use for each part of the program, to optimize User validates

53 How to Use and Program an FPGA Write HDL code Generate Netlist Place and Route Generate Binary File Power On FPGA Configure FPGA Often performed by the FPGA company's proprietary software

54 How to Use and Program an FPGA Write HDL code Generate Netlist Place and Route Generate Binary File Power On FPGA Configure FPGA FPGA is initially in configuration mode

55 How to Use and Program an FPGA Write HDL code Generate Netlist Place and Route Generate Binary File Power On FPGA Configure FPGA Cable from your PC to the FPGA Use a microcontroller on your board Use a "boot-PROM" on your board, connected to the FPGA

56 Using DSPs C/C++/Assembly Lots of development environments Documentation –Interfacing –Common operations –Porting

57 Using DSPs C++/Assembly Lots of development environments Documentation –Interfacing –Common operations –Porting

58 Using DSPs C++/Assembly Lots of development environments Documentation –Interfacing –Common operations –Porting

59 Comparison Chart Virtex-4Blackfin Performance500 MHz350 MHz Price$495$350 DevelopmentHDLC++/ASM Voltage1-1.6V1-1.2V Implement TimeHigherLower FlexibilityHigherLower