黃錫瑜 Shi-Yu Huang National Tsing-Hua University, Taiwan Speeding Up Byzantine Fault Diagnosis Using Symbolic Simulation.

Slides:



Advertisements
Similar presentations
Digital Integrated Circuits© Prentice Hall 1995 Design Methodologies Design for Test.
Advertisements

1 Dictionary-Less Defect Diagnosis as Surrogate Single Stuck-At Faults Chidambaram Alagappan Vishwani D. Agrawal Department of Electrical and Computer.
1 Analyzing Reconvergent Fanouts in Gate Delay Fault Simulation Dept. of ECE, Auburn University Auburn, AL Hillary Grimes & Vishwani D. Agrawal.
On Diagnosis of Multiple Faults Using Compacted Responses Jing Ye 1,2, Yu Hu 1, and Xiaowei Li 1 1 Key Laboratory of Computer System and Architecture Institute.
On the Selection of Efficient Arithmetic Additive Test Pattern Generators S. Manich, L. García, L. Balado, E. Lupon, J. Rius, R. Rodriguez, J. Figueras.
Nov. 21, 2006ATS'06 1 Spectral RTL Test Generation for Gate-Level Stuck-at Faults Nitin Yogi and Vishwani D. Agrawal Auburn University, Department of ECE,
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 71 Lecture 7 Fault Simulation n Problem and motivation n Fault simulation algorithms n Serial n Parallel.
Aiman El-Maleh, Ali Alsuwaiyan King Fahd University of Petroleum & Minerals, Dept. of Computer Eng., Saudi Arabia Aiman El-Maleh, Ali Alsuwaiyan King Fahd.
An Efficient Test Relaxation Technique for Synchronous Sequential Circuits Aiman El-Maleh and Khaled Al-Utaibi King Fahd University of Petroleum & Minerals.
Diagnostic Test Generation and Fault Simulation Algorithms for Transition Faults Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama
A Diagnostic Test Generation System Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama USA Nov. 3rdITC
Reduced Complexity Test Generation Algorithms for Transition Fault Diagnosis Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama USA.
Logic Simulation 4 Outline –Fault Simulation –Fault Models –Parallel Fault Simulation –Concurrent Fault Simulation Goal –Understand fault simulation problem.
Copyright 2001, Agrawal & BushnellDay-1 PM Lecture 4b1 Design for Testability Theory and Practice Lecture 4b: Fault Simulation n Problem and motivation.
Thesis Advisor: Dr. Vishwani D. Agrawal
4/27/2006 ELEC7250: White 1 ELEC7250 VLSI Testing: Final Project Andrew White.
Aug 11, 2006Yogi/Agrawal: Spectral Functional ATPG1 Spectral Characterization of Functional Vectors for Gate-level Fault Coverage Tests Nitin Yogi and.
TH EDA NTHU-CS VLSI/CAD LAB 1 A Probabilistic Approach to Logic Equivalence Checking Chun-Yao Wang ( 王俊堯 ) Dept. CS NTHU
Enhanced Dual-Transition Probabilistic Power Estimation with Selective Supergate Analysis Fei Huand Vishwani D. Agrawal Department of ECE, Auburn University,
4/25/2006 ELEC7250: Hill 1 Brad Hill ELEC 7250 Logic Simulator.
Copyright 2001, Agrawal & BushnellDay-1 PM Lecture 61 Design for Testability Theory and Practice Lecture 6: Combinational ATPG n ATPG problem n Example.
4/20/2006ELEC7250: Alexander 1 LOGIC SIMULATION AND FAULT DIAGNOSIS BY JINS DAVIS ALEXANDER ELEC 7250 PRESENTATION.
Lecture 5 Fault Simulation
Efficient Test Compaction for Combinational Circuits Based on Fault Detection Count- Directed Clustering Aiman El-Maleh and Saqib Khurshid King Fahd University.
1 Oct 24-26, 2006 ITC'06 Fault Coverage Estimation for Non-Random Functional Input Sequences Soumitra Bose Intel Corporation, Design Technology, Folsom,
Spring 08, Mar 27 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Fault Simulation Vishwani D. Agrawal James J.
1 Reconvergent Fanout Analysis of Bounded Gate Delay Faults Dept. of ECE, Auburn University Auburn, AL Master’s Defense Hillary Grimes Thesis Advisor:
Design Technology Center National Tsing Hua University A New Paradigm for Scan Chain Diagnosis Using Signal Processing Techniques Shi-Yu Huang ( 黃錫瑜 )
Dominance Fault Collapsing of Combinational Circuits By Kalpesh Shetye & Kapil Gore ELEC 7250, Spring 2004.
1 AN EFFICIENT TEST-PATTERN RELAXATION TECHNIQUE FOR SYNCHRONOUS SEQUENTIAL CIRCUITS Khaled Abdul-Aziz Al-Utaibi
ELEN 468 Lecture 231 ELEN 468 Advanced Logic Design Lecture 23 Testing.
Techniques and Algorithms for Fault Grading of FPGA Interconnect Test Configurations Mehdi Baradaran Tahoori and Subhasish Mitra IEEE Transactions on Computer-Aided.
Logic simulator and fault diagnosis Fan Wang Dept. of Electrical & Computer Engineering Auburn University ELEC7250 Term Project Spring 06’
Technical University Tallinn, ESTONIA Overview: Fault Simulation Overview about methods Low (gate) level methods Parallel fault simulation Deductive fault.
VLSI Testing Lecture 7: Combinational ATPG
Technical University Tallinn, ESTONIA 1 Boolean derivatives Calculation of the Boolean derivative: Given:
EE141 VLSI Test Principles and Architectures Ch. 7 - Logic Diagnosis - P. 1 1 Chapter 7 Logic Diagnosis.
Unit I Testing and Fault Modelling
Muralidharan Venkatasubramanian Vishwani D. Agrawal
THE TESTING APPROACH FOR FPGA LOGIC CELLS E. Bareiša, V. Jusas, K. Motiejūnas, R. Šeinauskas Kaunas University of Technology LITHUANIA EWDTW'04.
Page 1EL/CCUT T.-C. Huang Apr TCH CCUT Introduction to IC Test Tsung-Chu Huang ( 黃宗柱 ) Department of Electronic Eng. Chong Chou Institute of Tech.
1 Compacting Test Vector Sets via Strategic Use of Implications Kundan Nepal Electrical Engineering Bucknell University Lewisburg, PA Nuno Alves, Jennifer.
Page 1EL/CCUT T.-C. Huang Mar TCH CCUT Introduction to IC Test Tsung-Chu Huang ( 黃宗柱 ) Department of Electronic Eng. Chong Chou Institute of Tech.
VTS 2012: Zhao-Agrawal1 Net Diagnosis using Stuck-at and Transition Fault Models Lixing Zhao* Vishwani D. Agrawal Department of Electrical and Computer.
Jing Ye 1,2, Yu Hu 1, and Xiaowei Li 1 1 Key Laboratory of Computer System and Architecture Institute of Computing Technology Chinese Academy of Sciences.
Detecting Errors Using Multi-Cycle Invariance Information Nuno Alves, Jennifer Dworak, and R. Iris Bahar Division of Engineering Brown University Providence,
TOPIC : Controllability and Observability
Properties Incompleteness Evaluation by Functional Verification IEEE TRANSACTIONS ON COMPUTERS, VOL. 56, NO. 4, APRIL
LARC 研究群 – 晶片驗證實驗室 LARC – VLSI Verification Lab. 指導老師:清華大學電機系 黃錫瑜 副教授 辦公室 : 資電館 818 室 Circuit Model test patterns = expected.
Abdul-Rahman Elshafei – ID  Introduction  SLAT & iSTAT  Multiplet Scoring  Matching Passing Tests  Matching Complex Failures  Multiplet.
Manufacture Testing of Digital Circuits
Deterministic Diagnostic Pattern Generation (DDPG) for Compound Defects Fei Wang 1,2, Yu Hu 1, Huawei Li 1, Xiaowei Li 1, Jing Ye 1,2 1 Key Laboratory.
Technical University Tallinn, ESTONIA Overview: Fault Simulation Overview about methods Low (gate) level methods Parallel fault simulation Deductive fault.
Copyright 2001, Agrawal & BushnellLecture 6:Fault Simulation1 VLSI Testing Lecture 6: Fault Simulation Dr. Vishwani D. Agrawal James J. Danaher Professor.
Fault Models, Fault Simulation and Test Generation Vishwani D. Agrawal Department of ECE, Auburn University Auburn, AL 36849, USA
Optimizing Interconnection Complexity for Realizing Fixed Permutation in Data and Signal Processing Algorithms Ren Chen, Viktor K. Prasanna Ming Hsieh.
EE141 Chapter 7 Logic Diagnosis.
VLSI Testing Lecture 7: Combinational ATPG
Fault-Tolerant Architecture Design for Flow-Based Biochips
Overview: Fault Diagnosis
Automatic Test Generation for Combinational Circuits
Tri-state Buffers and Drivers By Taweesak Reungpeerakul
Fault Models, Fault Simulation and Test Generation
FPGA Glitch Power Analysis and Reduction
Research Status of Equivalence Checking at Zhejiang University
VLSI Testing Lecture 7: Combinational ATPG
Aiman H. El-Maleh Sadiq M. Sait Syed Z. Shazli
Automatic Test Pattern Generation
Veeraraghavan Ramamurthy
Presentation transcript:

黃錫瑜 Shi-Yu Huang National Tsing-Hua University, Taiwan Speeding Up Byzantine Fault Diagnosis Using Symbolic Simulation

2 Problem: Fault Diagnosis Circuit Under Diagnosis (CUD) test patterns = expected response faulty response not equal ! Question: Where are the fault locations ? a chip with defects inside

3 Fault Classification Single Fault Two-net fault One-net fault bridging fault Multiple Fault Faults in A logic IC logical node fault Byzantine node fault stuck-at node open

4 A Node Type of Fault ABCZZfZf ~ faulty min-term C A bridging GND Z B C B VDD driver to ‘0’ driver to ‘1’ The faulty output could be ambiguous The faulty output could be ambiguous

5 Byzantine Open Fault Definition: –A fault that causes an ambiguous voltage level  ~ 2.5 v G2 G3 ‘1’ ‘0’ pseudo ‘0’ pseudo ‘1’ open fault G1

6 Motivation Lavo, Larabee, and Chess [1996] –Use Stuck-At Fault Simulation Venkataraman and Drummonds [2000] –Based on exhaustive enumeration –Complexity grows exponentially Our approach –Uses symbolic technique –Performs implicit enumeration –Exact and Efficient –Does not cause memory explosion

7 Outline Introduction Our Algorithm Experimental Results Conclusions

8 Terminology Circuit Under Diagnosis (CUD): The Faulty Chip Circuit Model (MODEL): The Gate-Level Netlist Failing Input Vector: Causes Mismatches input vector v Gate-Level MODEL xoooxxooox mismatched PO matched PO mismatched PO matched PO CUD

9 Methodology: Inject and Evaluate Grading a signal’s suspicion degree of being a fault: (1)Perform symbolic injection at f for each failing vector (2)Count the curable vectors and curable outputs v oooooooooo cured v xooxxxooxx symbolic injection

10 Overall Algorithm failing input vectors design model faulty response Sorting criterion Sort the signals by the no. of “curable vectors”, If tied, sort by the no. of “curable outputs” ranking of each signal’s possibility of being a fault location for each failing vector v { for each suspect signal f { Step 1: perform symbolic injection Step 2: perform symbolic propagation Step 3: curability check }

11 Step 1: Symbolic Injection v     v  x1x1 x2x2 x3x3 before injection after injection A symbolic injection implicitly enumerates 2 k injections for a signal with k fanout branches

12 Step 2: Symbolic Propagation v 1  (x 1 ’x 2 )’ 0 0x10x1 0x20x2 1  0x1’0x1’ 0 G1G1 G2G2 Speed-Up Techniques: (1) OBDD, (2) Event-Driven Simulation React function

13 Step 3: Curability Check v  1  (x 1 x 2 )’ x1x1 x2x2 x3x3 1x31x3 0x10x1 0000 0000 To cure this failing input vector v by injection at  : React function R i

14 Outline Introduction Our Algorithm Experimental Results Conclusions

15 Experimental Setup ISCAS85 benchmark (MODEL) inject random Byzantine stuck-at faults faulty netlist as the CUD Byzantine Fault Diagnosis Program 32 failing random vectors 1st-hit index CPU-times Injection of Byzantine stuck-at faults: (1)pick one signal at a time randomly (2)tie each fanout branch to either 0 or 1 randomly

16 Accuracy of Single Fault Diagnosis ISCAS-85 benchmark circuits Average first-hit index (100 faulty circuit for each benchmark) CPU time < 11.2 seconds

17 Accuracy of Double Fault Diagnosis ISCAS-85 benchmark circuits Average first-hit index (100 faulty circuit for each benchmark) CPU time < 211 seconds

18 Conclusions We proposed a symbolic formulation –For Byzantine fault diagnosis –On top of the inject-and-evaluate paradigm Major computation includes –(1) Symbolic injection –(2) Symbolic propagation with OBDD –(3) Curability check We achieved accurate results efficiently !