EE 241 Class Project Substrate Noise Current Injected by Digital IP Cores Stefano Zanella Mentor: Luca Carloni.

Slides:



Advertisements
Similar presentations
Variation Aware Gate Delay Models Dinesh Ganesan.
Advertisements

© 2014 Synopsys. All rights reserved.1 Wheres my glass slipper? TAU 2014 Nanda Gopal Director R&D, Characterization.
EE 201A Modeling and Optimization for VLSI LayoutJeff Wong and Dan Vasquez EE 201A Noise Modeling Jeff Wong and Dan Vasquez Electrical Engineering Department.
A Fast Estimation of SRAM Failure Rate Using Probability Collectives Fang Gong Electrical Engineering Department, UCLA Collaborators:
Design of Experiments Lecture I
Design Rule Generation for Interconnect Matching Andrew B. Kahng and Rasit Onur Topaloglu {abk | rtopalog University of California, San Diego.
Cadence Design Systems, Inc. Why Interconnect Prediction Doesn’t Work.
Analog-to-Digital Converter (ADC) And
Reap What You Sow: Spare Cells for Post-Silicon Metal Fix Kai-hui Chang, Igor L. Markov and Valeria Bertacco ISPD’08, Pages
FREE 30-day Evaluation License File: Please ask about our 30-day evaluations of EM3DS or any product within the CoventorWare suite by sending an .
An Efficient Method for Chip-Level Statistical Capacitance Extraction Considering Process Variations with Spatial Correlation W. Zhang, W. Yu, Z. Wang,
Statistical Full-Chip Leakage Analysis Considering Junction Tunneling Leakage Tao Li Zhiping Yu Institute of Microelectronics Tsinghua University.
Lecture 11: Recursive Parameter Estimation
Designing Combinational Logic Circuits: Part2 Alternative Logic Forms:
May 14, ISVLSI 09 Algorithms for Estimating Number of Glitches and Dynamic Power in CMOS Circuits with Delay Variations Jins Davis Alexander Vishwani.
Statistical Crosstalk Aggressor Alignment Aware Interconnect Delay Calculation Supported by NSF & MARCO GSRC Andrew B. Kahng, Bao Liu, Xu Xu UC San Diego.
1 Dynamic Power Estimation With Process Variation Modeled as Min–Max Delay Jins Davis Alexander Vishwani D. Agrawal Department of Electrical and Computer.
ECE Synthesis & Verification1 ECE 667 Spring 2011 Synthesis and Verification of Digital Systems Verification Introduction.
PERFORMANCE OF THE DELPHI REFRACTOMETER IN MONITORING THE RICH RADIATORS A. Filippas 1, E. Fokitis 1, S. Maltezos 1, K. Patrinos 1, and M. Davenport 2.
© Digital Integrated Circuits 2nd Inverter CMOS Inverter: Digital Workhorse  Best Figures of Merit in CMOS Family  Noise Immunity  Performance  Power/Buffer.
Forward Discrete Probability Propagation Rasit Onur Topaloglu Ph.D. candidate
Lecture 4 Measurement Accuracy and Statistical Variation.
EE-2027 SaS, L11 1/13 Lecture 11: Discrete Fourier Transform 4 Sampling Discrete-time systems (2 lectures): Sampling theorem, discrete Fourier transform.
VLSI System Design – ECES 681 Lecture: Interconnect -1 Prashant Bhadri Office: Rhodes Hall - 933C Department of ECECS, College of.
1 Rasit Onur Topaloglu and Alex Orailoglu University of California, San Diego Computer Science and Engineering Department.
Statistical Gate Delay Calculation with Crosstalk Alignment Consideration Andrew B. Kahng, Bao Liu, Xu Xu UC San Diego
Selective Gate-Length Biasing for Cost-Effective Runtime Leakage Control Puneet Gupta 1 Andrew B. Kahng 1 Puneet Sharma 1 Dennis Sylvester 2 1 ECE Department,
Quantum Counters Smita Krishnaswamy Igor L. Markov John P. Hayes.
Trace-Based Framework for Concurrent Development of Process and FPGA Architecture Considering Process Variation and Reliability 1 Lerong Cheng, 1 Yan Lin,
Lecture 21, Slide 1EECS40, Fall 2004Prof. White Lecture #21 OUTLINE –Sequential logic circuits –Fan-out –Propagation delay –CMOS power consumption Reading:
UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD.
Power, Energy and Delay Static CMOS is an attractive design style because of its good noise margins, ideal voltage transfer characteristics, full logic.
Introduction To Signal Processing & Data Analysis
1 Frequency response I As the frequency of the processed signals increases, the effects of parasitic capacitance in (BJT/MOS) transistors start to manifest.
1 Efficient Analytical Determination of the SEU- induced Pulse Shape Rajesh Garg Sunil P. Khatri Department of ECE Texas A&M University College Station,
Introduction to Adaptive Digital Filters Algorithms
Isolated-Word Speech Recognition Using Hidden Markov Models
A comparison between different logic synthesis techniques from the digital switching noise viewpoint G. Boselli, V. Ciriani, V. Liberali G. Trucco Dept.
Recent advances for the inversion of the particulate backscattering coefficient at different wavelengths H. Loisel, C. Jamet, and D. Dessailly.
A Power Grid Analysis and Verification Tool Based on a Statistical Prediction Engine M.K. Tsiampas, D. Bountas, P. Merakos, N.E. Evmorfopoulos, S. Bantas.
Optimal digital circuit design Mohammad Sharifkhani.
Introduction to CMOS VLSI Design Lecture 5: Logical Effort GRECO-CIn-UFPE Harvey Mudd College Spring 2004.
3 rd Nov CSV881: Low Power Design1 Power Estimation and Modeling M. Balakrishnan.
Study of Broadband Postbeamformer Interference Canceler Antenna Array Processor using Orthogonal Interference Beamformer Lal C. Godara and Presila Israt.
1 Monte-Carlo Planning: Policy Improvement Alan Fern.
Some thoughts on error handling for FTIR retrievals Prepared by Stephen Wood and Brian Connor, NIWA with input and ideas from others...
MONALISA: The precision of absolute distance interferometry measurements Matthew Warden, Paul Coe, David Urner, Armin Reichold Photon 08, Edinburgh.
Modelling and Simulation of Passive Optical Devices João Geraldo P. T. dos Reis and Henrique J. A. da Silva Introduction Integrated Optics is a field of.
Joshua L. Garrett Digital Circuits Design GroupUniversity of California, Berkeley Compact DSM MOS Modeling for Energy/Delay Estimation Joshua Garrett,
VLSI Masoumeh Ebrahimi Mismatch of MOS Transistor.
PROCEED: Pareto Optimization-based Circuit-level Evaluation Methodology for Emerging Devices Shaodi Wang, Andrew Pan, Chi-On Chui and Puneet Gupta Department.
CLASSIFICATION OF ECG SIGNAL USING WAVELET ANALYSIS
J.PRAKASH.  The term power quality means different things to different people.  Power quality is the interaction of electronic equipment within the.
Frequency response I As the frequency of the processed signals increases, the effects of parasitic capacitance in (BJT/MOS) transistors start to manifest.
DIGITAL SIGNAL PROCESSING ELECTRONICS
Outline Introduction Signal, random variable, random process and spectra Analog modulation Analog to digital conversion Digital transmission through baseband.
Nodal Methods for Core Neutron Diffusion Calculations
VLSI Testing Lecture 6: Fault Simulation
Reading: Hambley Ch. 7; Rabaey et al. Sec. 5.2
VLSI Testing Lecture 6: Fault Simulation
Challenges in Nanoelectronics: Process Variability
High-Level Synthesis for Side-Channel Defense
Asymptotic Probability Extraction for Non-Normal Distributions of Circuit Performance By: Sedigheh Hashemi 201C-Spring2009.
ELEC 6970: Low Power Design Class Project By: Sachin Dhingra
Low Power Digital Design
Analysis of history effect in PD-SOI logic Gates
Improved study of the cells
Meeting of the Steering Group on Simulation (SGS) Defining the simulation plan in the Kriging meta-model development Thessaloniki, 07 February 2014.
Preliminary design of the behavior level model of the chip
Frequency response I As the frequency of the processed signals increases, the effects of parasitic capacitance in (BJT/MOS) transistors start to manifest.
Presentation transcript:

EE 241 Class Project Substrate Noise Current Injected by Digital IP Cores Stefano Zanella Mentor: Luca Carloni

2 Outline n Introduction n Background n Noise Spectrum n Standard Cells Characterization n Circuit Characterization n Summary

3 Introduction IP2 IP1 Substrate Isub n Digital IPs may inject considerable amount of noise into analog IPs through the common substrate u Example: fast switching digital IP connected to an antenna n Process variations are important in DSM n No tools for circuit level injection analysis under process variations are available today

4 Principles of substrate Injection n Impact Ionization n Capacitive Coupling n Gate Induced Drain Leakage n Photon Induced Current (PIC) n Diode Leakage Current V PIC Hot e- Cell signature GIDL

5 State of the Art - SUBWAVE n Only one methodology: SUBWAVE [Charbon et al, TCAD 3/99] n Hypotheses u 2 signatures per gate (H-L, L-H) u No dependence on load and input slope n No explicit formulae for the spectrum n No statistical variations

6 Why the Process Variations n Identically designed devices always behave in a different way n Causes: u Systematic variations: F Mask misalignments F Optical aberrations u Random Variations F Diffusion lengths F Doping profiles

7 Noise Spectrum n Allow to check the influence on the analog part n Depends upon: u process variations F two identical circuits have slightly different spectra u input sequence F might be necessary to average different inputs n The substrate might behave as a filter!

8 n Hypotheses: u Linear substrate F Can be modeled as filter u Equipotential substrate in the noise source (not really necessary) => cell signatures sum up n Spectrum: u Fourier transform of the injected current u Can be estimated with moment matching techniques Spectrum Evaluation

9 How to Estimate I B (f) n Mac-Laurin: n It can be proved that a n can be calculated starting from the moments n moments? n Thus, if we are able to calculate m n we can derive the

10 Circuit Characterization t IBIB i B,1 i B,2 i B,3 n Each transition must be characterized n Each cell injects current during each transition.

11 How to calculate I B Event driven simulation n The n-th moment of I B is linear combination of the first n moments of the i B n Only the moments of each transition need to be stored Switching activity

12 How to calculate I B Event driven simulation Std. cells models (i B moments) Moments of I B n The n-th moment of I B is linear combination of the first n moments of the i B n Only the moments of each transition need to be stored

13 Signature Characterization time (ns) Injected current (  A) Approximation of the Substrate Current Injected by a Multiplexer Approx. SPICE n Multiplexer 2:1 n Moments derived from SPICE simulation n 15 moments n Very good approximation n Must improve convergence

14 Does it work? n Convergence: u Time domain: easy prove of uniform convergence of i B (t) if Legendre Orthogonal Polynomials are used u Does I B (t) converge? F Yes, Uniformly. n Error: u Parseval Theorem: rms error is the same for I B (t) and I B (f) -> easy to prove u Bounded? Likely to be….

15 Process Variations n No variations: moments are numbers n Variations: moments are random variables  Must express m n as function of the process (electrical) parameters (V TH, T OX,  L,  W …) u Must avoid monte-carlo methods (time consuming) => use RSM n The spectrum can be expressed as function of the process parameters

16 Ongoing Work n Characterization of a counter: u 50 gates u 350 nm technology n Manually ran event-driven simulation (no standard cell models are yet available) n Manually characterizing the injection of the cells (automatic tool to be installed soon). No process parameters yet taken into account n Implementing in Matlab all the necessary routines

17 Future Work n Application to a relevant number of standard benchmarks n Bound the error n Statistically characterize the process variations at cell level n Statistically characterize the spectrum (explicit formula) => allows easy design optimization n Extend the methodology to non equipotential substrates (use multi-port networks theory)

18 Summary n An analytical technique to derive substrate injected current spectrum has been developed n No explicit storage of signatures is required n Process variations effects will be taken into account n Defined a cell/circuit level characterization technique n Characterization more expensive than usual n Provide a fast information to the designers n Better IP reuse enabled