Routing-Aware Scan Chain Ordering Puneet Gupta and Andrew B. Kahng (Univ. of California at San Diego, La Jolla, CA, USA.), Stefanus Mantik (Cadence Design.

Slides:



Advertisements
Similar presentations
MIP-based Detailed Placer for Mixed-size Circuits Shuai Li, Cheng-Kok Koh ECE, Purdue University {li263,
Advertisements

OCV-Aware Top-Level Clock Tree Optimization
Cadence Design Systems, Inc. Why Interconnect Prediction Doesn’t Work.
Optimization of Placement Solutions for Routability Wen-Hao Liu, Cheng-Kok Koh, and Yih-Lang Li DAC’13.
A Routing Technique for Structured Designs which Exploits Regularity Sabyasachi Das Intel Corporation Sunil P. Khatri Univ. of Colorado, Boulder.
Efficient Design and Analysis of Robust Power Distribution Meshes Puneet Gupta Blaze DFM Inc. Andrew B. Kahng.
Timing Margin Recovery With Flexible Flip-Flop Timing Model
Xing Wei, Wai-Chung Tang, Yu-Liang Wu Department of Computer Science and Engineering The Chinese University of HongKong
Minimum Implant Area-Aware Gate Sizing and Placement
NCHUCS1 Scan Chain Reorder Sying-Jyan Wang Department of Computer Science National Chung-Hsing University.
F.F. Dragan (Kent State) A.B. Kahng (UCSD) I. Mandoiu (UCLA) S. Muddu (Sanera Systems) A. Zelikovsky (Georgia State) Provably Good Global Buffering by.
Ripple: An Effective Routability-Driven Placer by Iterative Cell Movement Xu He, Tao Huang, Linfu Xiao, Haitong Tian, Guxin Cui and Evangeline F.Y. Young.
A.B. Kahng, Ion I. Mandoiu University of California at San Diego, USA A.Z. Zelikovsky Georgia State University, USA Supported in part by MARCO GSRC and.
TPL-aware displacement-driven detailed placement refinement with coloring constraints Tao Lin and Chris Chu Iowa State University 1.
Minimum-Buffered Routing of Non- Critical Nets for Slew Rate and Reliability Control Supported by Cadence Design Systems, Inc. and the MARCO Gigascale.
A System for Automatic Recording and Prediction of Design Quality Metrics Andrew B. Kahng and Stefanus Mantik* UCSD CSE and ECE Depts., La Jolla, CA *UCLA.
Background: Scan-Based Delay Fault Testing Sequentially apply initialization, launch test vector pairs that differ by 1-bit shift A vector pair induces.
On Mismatches Between Incremental Optimizers and Instance Perturbation in Physical Design Tools Andrew B. Kahng and Stefanus Mantik UCSD CSE & ECE Depts.,
Power-Aware Placement
On the Relevance of Wire Load Models Kenneth D. Boese, Cadence Design Systems, San Jose Andrew B. Kahng, UCSD CSE and ECE Depts., La Jolla Stefanus Mantik,
F.F. Dragan (Kent State) A.B. Kahng (UCSD) I. Mandoiu (Georgia Tech/UCLA) S. Muddu (Silicon Graphics) A. Zelikovsky (Georgia State) Provably Good Global.
Supply Voltage Degradation Aware Analytical Placement Andrew B. Kahng, Bao Liu and Qinke Wang UCSD CSE Department {abk, bliu,
Local Unidirectional Bias for Smooth Cutsize-delay Tradeoff in Performance-driven Partitioning Andrew B. Kahng and Xu Xu UCSD CSE and ECE Depts. Work supported.
On Modeling and Sensitivity of Via Count in SOC Physical Implementation Kwangok Jeong Andrew B. Kahng.
Placement Feedback: A Concept and Method for Better Min-Cut Placements Andrew B. KahngSherief Reda CSE & ECE Departments University of CA, San Diego La.
On Legalization of Row-Based Placements Andrew B. KahngSherief Reda CSE & ECE Departments University of CA, San Diego La Jolla, CA 92093
Fast and Area-Efficient Phase Conflict Detection and Correction in Standard-Cell Layouts Charles Chiang, Synopsys Andrew B. Kahng, UC San Diego Subarna.
Measurement of Inherent Noise in EDA Tools Andrew B. Kahng* and Stefanus Mantik * UCSD CSE and ECE Departments, La Jolla, CA UCLA CS Department, Los Angeles,
1 A Tale of Two Nets: Studies in Wirelength Progression in Physical Design Andrew B. Kahng Sherief Reda CSE Department University of CA, San Diego.
1 UCSD VLSI CAD Laboratory ISQED-2009 Revisiting the Linear Programming Framework for Leakage Power vs. Performance Optimization Kwangok Jeong, Andrew.
Can Recursive Bisection Alone Produce Routable Placements? Andrew E. Caldwell Andrew B. Kahng Igor L. Markov Supported by Cadence.
Estimation of Wirelength Reduction for λ-Geometry vs. Manhattan Placement and Routing H. Chen, C.-K. Cheng, A.B. Kahng, I. Mandoiu, and Q. Wang UCSD CSE.
Accurate Pseudo-Constructive Wirelength and Congestion Estimation Andrew B. Kahng, UCSD CSE and ECE Depts., La Jolla Xu Xu, UCSD CSE Dept., La Jolla Supported.
A Proposal for Routing-Based Timing-Driven Scan Chain Ordering Puneet Gupta 1 Andrew B. Kahng 1 Stefanus Mantik 2
Layout-aware Scan-based Delay Fault Testing Puneet Gupta 1 Andrew B. Kahng 1 Ion Mandoiu 2 Puneet Sharma 1 1 ECE Department, University of California –
Detailed Placement for Leakage Reduction Using Systematic Through-Pitch Variation Andrew B. Kahng †‡ Swamy Muddu ‡ Puneet Sharma ‡ CSE † and ECE ‡ Departments,
Processing Rate Optimization by Sequential System Floorplanning Jia Wang 1, Ping-Chih Wu 2, and Hai Zhou 1 1 Electrical Engineering & Computer Science.
ISPD 2000, San DiegoApr 10, Requirements for Models of Achievable Routing Andrew B. Kahng, UCLA Stefanus Mantik, UCLA Dirk Stroobandt, Ghent.
Interconnect Implications of Growth-Based Structural Models for VLSI Circuits* Chung-Kuan Cheng, Andrew B. Kahng and Bao Liu UC San Diego CSE Dept.
SLIP 2000April 9, Wiring Layer Assignments with Consistent Stage Delays Andrew B. Kahng (UCLA) Dirk Stroobandt (Ghent University) Supported.
International Symposium of Physical Design San Diego, CA April 2002ER UCLA UCLA 1 Experimental Setup Cadence QPlace Cadence WRoute LEF/DEFLEF/DEF Dragon.
Area-I/O Flip-Chip Routing for Chip-Package Co-Design Progress Report 方家偉、張耀文、何冠賢 The Electronic Design Automation Laboratory Graduate Institute of Electronics.
CRISP: Congestion Reduction by Iterated Spreading during Placement Jarrod A. Roy†‡, Natarajan Viswanathan‡, Gi-Joon Nam‡, Charles J. Alpert‡ and Igor L.
1 Coupling Aware Timing Optimization and Antenna Avoidance in Layer Assignment Di Wu, Jiang Hu and Rabi Mahapatra Texas A&M University.
Horizontal Benchmark Extension for Improved Assessment of Physical CAD Research Andrew B. Kahng, Hyein Lee and Jiajia Li UC San Diego VLSI CAD Laboratory.
TSV-Aware Analytical Placement for 3D IC Designs Meng-Kai Hsu, Yao-Wen Chang, and Valerity Balabanov GIEE and EE department of NTU DAC 2011.
Solving Hard Instances of FPGA Routing with a Congestion-Optimal Restrained-Norm Path Search Space Keith So School of Computer Science and Engineering.
UC San Diego / VLSI CAD Laboratory Incremental Multiple-Scan Chain Ordering for ECO Flip-Flop Insertion Andrew B. Kahng, Ilgweon Kang and Siddhartha Nath.
A NEW ECO TECHNOLOGY FOR FUNCTIONAL CHANGES AND REMOVING TIMING VIOLATIONS Jui-Hung Hung, Yao-Kai Yeh,Yung-Sheng Tseng and Tsai-Ming Hsieh Dept. of Information.
-1- UC San Diego / VLSI CAD Laboratory Construction of Realistic Gate Sizing Benchmarks With Known Optimal Solutions Andrew B. Kahng, Seokhyeong Kang VLSI.
Kwangsoo Han, Andrew B. Kahng, Hyein Lee and Lutong Wang
Kwangsoo Han‡, Andrew B. Kahng‡† and Hyein Lee‡
Jason Cong‡†, Guojie Luo*†, Kalliopi Tsota‡, and Bingjun Xiao‡ ‡Computer Science Department, University of California, Los Angeles, USA *School of Electrical.
I N V E N T I V EI N V E N T I V E A Morphing Approach To Address Placement Stability Philip Chong Christian Szegedy.
Eyecharts: Constructive Benchmarking of Gate Sizing Heuristics Puneet Gupta, University of California, Los Angeles Andrew B. Kahng, University of California,
Timing-Driven Routing for FPGAs Based on Lagrangian Relaxation
ILP-Based Inter-Die Routing for 3D ICs Chia-Jen Chang, Pao-Jen Huang, Tai-Chen Chen, and Chien-Nan Jimmy Liu Department of Electrical Engineering, National.
System in Package and Chip-Package-Board Co-Design
International Symposium on Physical Design San Diego, CA April 2002ER UCLA UCLA 1 Routability Driven White Space Allocation for Fixed-Die Standard-Cell.
1 WireMap FPGA Technology Mapping for Improved Routability Stephen Jang, Xilinx Inc. Billy Chan, Xilinx Inc. Kevin Chung, Xilinx Inc. Alan Mishchenko,
SEMI-SYNTHETIC CIRCUIT GENERATION FOR TESTING INCREMENTAL PLACE AND ROUTE TOOLS David GrantGuy Lemieux University of British Columbia Vancouver, BC.
Dept. of Electronics Engineering & Institute of Electronics National Chiao Tung University Hsinchu, Taiwan ISPD’16 Generating Routing-Driven Power Distribution.
Kun Young Chung*, Andrew B. Kahng+ and Jiajia Li+
Chapter 7 – Specialized Routing
On the Relevance of Wire Load Models
Kristof Blutman† , Hamed Fatemi† , Andrew B
Improved Performance of 3DIC Implementations Through Inherent Awareness of Mix-and-Match Die Stacking Kwangsoo Han, Andrew B. Kahng and Jiajia Li University.
Andrew B. Kahng and Xu Xu UCSD CSE and ECE Depts.
Revisiting and Bounding the Benefit From 3D Integration
A Random Access Scan Architecture to Reduce Hardware Overhead
Presentation transcript:

Routing-Aware Scan Chain Ordering Puneet Gupta and Andrew B. Kahng (Univ. of California at San Diego, La Jolla, CA, USA.), Stefanus Mantik (Cadence Design Systems Inc., San Jose, CA, USA.) { Supported by MARCO Gigascale Research Center and Cadence Design Systems

Outline Introduction and Previous Work Motivation for Routing Awareness Nature of the New TSP TSP Solvers Routing Aware Scan Chain Ordering Experiments Results and Conclusions

Introduction Scan chains commonly used to enhance testability. All flip- flops chained to form a shift register. Minimizing wirelength overhead of scan increases routability and improves timing by reducing capacitive loading on nets that share register pins with the scan chain. We give a new scan chain ordering method which gives upto 85% wirelength improvements over commercial tools and previously reported methods. SI Q FF A SI Q FF B SI Q FF C PI PO

Previous Work Scan chain ordering has been modeled as a Traveling Salesman Problem (TSP) [FeuerK83] Previous works did placement-based ordering using cell-to-cell distance (AB) or pin-to-pin (A’B’) Manhattan distance as the TSP distance metrics Modified 2-opt and 3-opt heuristics for the almost symmetric pin-to-pin TSP were given by [BoeseKT94, KobayashiEK99] QQ SI A B Q Q A’ B’ Cell-to-cell distance from FF B to FF A Pin-to-pin distance from FF B to FF A

Outline Introduction and Previous Work Motivation for Routing Awareness Nature of the New TSP TSP Solvers Routing Aware Scan Chain Ordering Experiments Results and Conclusions

Motivation for Routing Awareness Scan chain TSP costs should be based on wirelength estimate for the scan connection. A FF output pin will have a fanout routing tree. True routing distance to connect Q B to SI A will be A”B”. A routing aware scan chain ordering is likely to be different than one based on placement. QQ SI A”B”

Outline Introduction and Previous Work Motivation for Routing Awareness Nature of the New TSP TSP Solvers Routing Aware Scan Chain Ordering Experiments Results and Conclusions

Nature of the New TSP Cost of connections: Q A to SI B : w = AB Q B to SI C : x = BC Q A to SI C : z = AC Q B to SI A : y = BA Note that AB  BA AB + BC < AC Q SI Q Q FF A FF B FF C w x y z

Nature of the New TSP Asymmetry E.g. AB  BA Cell-to-cell distance metric was completely symmetric while pin-to-pin metric was almost symmetric Non-metricity Triangle inequality is not obeyed. E.g. AB + BC < AC Cell-to-cell metric was metric while pin-to-pin metric was almost metric The new TSP formulation can be highly asymmetric and very non-metric

Outline Introduction and Previous Work Motivation for Routing Awareness Nature of the New TSP TSP Solvers Routing Aware Scan Chain Ordering Experiments Results and Conclusions

TSP Solvers Due to large asymmetry and non-metricity of the TSP instance, standard symmetric TSP solvers do not give good results Eighth DIMACS implementation challenge for ATSP ended in 2002 [JohnsonGM02] Iterated Lin-Kernighan based LKH [Helsgaun00] was reported to give best tours We use iterated ScanOpt from the GSRC Bookshelf which has results comparable to LKH-1.2 and is tailored to scan chain optimization

TSP Solvers: ScanOpt Large step Markov chain (LSMC) methods for solving TSP alternately apply a local optimization procedure Descent followed by a “kick move” which perturbs the local minimum to obtain the starting solution for the next Descent application ScanOpt is a LSMC implementation based on the restricted 2,3-opt moves of [BoeseKT94] for solving an ATSP Test Case Tour Cost (  m) Run Time (sec.) ScanOptLKHScanOptLKH A (pin-to-pin) A (pin-to-net)

Outline Introduction and Previous Work Motivation for Routing Awareness Nature of the New TSP TSP Solvers Routing Aware Scan Chain Ordering Experiments Results and Conclusions

Routing Aware Scan Chain Ordering Incremental routing cost based on existing or anticipated routing Considers both Q and Q’ outputs for the minimum wirelength connection Driven by global routing or trial detailed routing We calculate the scan connection cost from the routed segments in the detailed routed DEF netlist Q’ FF A SI FF B Q d(Q,SI) d(Q’,SI)

Outline Introduction and Previous Work Motivation for Routing Awareness Nature of the New TSP TSP Solvers Routing Aware Scan Chain Ordering Experiments Results and Conclusions

Experiments: Tools Placement: Cadence Qplace v Detailed Routing: Cadence Wroute v Our TSP Solver: ScanOpt Industry standard scan chain ordering: QPlace or Cadence Silicon Ensemble v (SE) We do not use incremental routing due to poor results of running WRoute in incremental or ECO mode: an observation confirmed in [KahngM00]

Experiments: Commercial Scan Chain Ordering To confirm absence of routing awareness in SE or QPlace scan stitching, we use the tools to order scan chains before and after detailed routing We then extract the scan orders from the routed DEFs Pre and post route scan chain orderings by the tools is exactly the same. Hence we infer that these tools (and to best of our knowledge, all others) do not use any routing information

Experiments: Flows 1. The baseline place&route flow w/o scan insertion 2. Placement based scan chain ordering by SE 3. Placement based ordering by QPlace 4. Placement based ordering by ScanOpt 5. Routing driven scan chain ordering using ScanOpt Timing-driven and non-timing-driven versions of all place and route flows

Experiments: Routing Driven Flow 1. Trial route placed DEF netlist 2. Construct the ATSP cost matrix by computing pairwise minimum pin-to-net distances 3. Find the TSP tour using ScanOpt 4. Input the scan chain order into the placed DEF using the ORDERED construct of DEF 5. Attach scan nets 6. Final route the placed DEF with scan nets

Experiments: Testcases Industry LEF/DEF testcases X swap derived from X by random swapping of FF placements X expand obtained from X by expanding the site-map by 20% Test Case No. of Cells No. of Scan FFs #Scan Chains Die Area mm 2 # Metal Layers A/A swap A expand B/B swap B expand C/C swap C expand

Outline Introduction and Previous Work Motivation for Routing Awareness Nature of the New TSP TSP Solvers Routing Aware Scan Chain Ordering Experiments Results and Conclusions

Results: Distance Metrics Asymmetry measure = ( average(|d(i,j) – d(j,i)|) )/( average(|d(i,j) + d(j,i)|) ) Metricity measure = average( (d(i,j) -min(d(i,j),min(d(i,k)+d(k,j))) /d(i,j) ) Asymmetry and non-metricity for cell-to-cell distances is zero

Results: Wirelength Flow VII (routing driven) and Flow IV (placement driven) both use ScanOpt Routing driven ordering consistently gives much smaller scan wirelength than any of the industry flows QPlace ordering is better than SE ordering

Results: Timing We measure quality of timing by minimum slack and the number of timing violations Our aim is wirelength reduction Timing is not worse than the other flows

Results: Runtime Router runtimes normalized to 143MHz Sun Ultra-I are reported CPU time for Flow VII is sum of initial trial and final router runs For Flow VII routing is done from scratch to route the scan chain. No incremental routing is used

Conclusions A substantial reduction in wirelength (20%-85%) impact of scan is achieved by routing aware scan chain ordering Despite being timing oblivious, routing-aware flow does not significantly worsen the timing Runtime overheads of routing awareness can be reduced substantially if industry routers are able to deal better with incremental optimizations Timing aware extensions are possible but rely on controllability of the router. See the ISQED’03 publication “ A Proposal for Routing-Based Timing-Driven Scan Chain Ordering”

Routing-Aware Scan Chain Ordering Puneet Gupta and Andrew B. Kahng (Univ. of California at San Diego, La Jolla, CA, USA.), Stefanus Mantik (Cadence Design Systems Inc., San Jose, CA, USA.) { Supported by MARCO Gigascale Research Center and Cadence Design Systems