E-Voting Machine - Design Presentation Group M1 Jessica Kim Chi Ho Yoon Jonathan Chiang Donald Cober Mon. Sept 8 Initial Design Secure Electronic Voting.

Slides:



Advertisements
Similar presentations
INPUT-OUTPUT ORGANIZATION
Advertisements

Smart Card Reader. Quick Start Training Agenda Smart Card Introduction ISO 7816 Standard Smart Card Operation CoolRunner-II Smart Card Reader CoolRunner-II.
Programmable Interval Timer
© Paradigm Publishing, Inc. 2-1 Chapter 2 Input and Processing Chapter 2 Input and Processing.
FIU Chapter 7: Input/Output Jerome Crooks Panyawat Chiamprasert
Idongesit Ebong (1-1) Jenna Fu (1-2) Bowei Gai (1-3) Syed Hussain (1-4) Jonathan Lee (1-5) Design Manager: Myron Kwai Overall Project Objective: Design.
E-Voting Machine - Design Presentation Group M1 Bohyun Jessica Kim Jonathan Chiang Chi Ho Yoon Donald Cober Mon. Oct 13th Beginning Gate Level Layout Secure.
Operating System - Overview Lecture 2. OPERATING SYSTEM STRUCTURES Main componants of an O/S Process Management Main Memory Management File Management.
Enigma Machine - Design Presentation Group M1 Adithya Attawar Shilpi Chakrabarti Zavo Gabriel Michael Sokolsky Digital World War II Enigma Cipher Wed.
Virtual Wallet Gates Winkler Yin Shen Jordan Samuel Fei /23/2009 A handheld device that saves time and money through smart budget management and.
E-Voting Machine - Design Presentation Group M1 Bohyun Jessica Kim Jonathan Chiang Chi Ho Yoon Donald Cober Mon, Nov 17 ExtractedRC simulation More Layout.
E-Voting Machine Final Presentation Group M1 Bohyun Jessica Kim Jonathan Chiang Chi Ho Yoon Donald Cober Design Manager Randal Hong Wed, Dec 3 Secure Electronic.
E-Voting Machine - Design Presentation Group M1 Bohyun Jessica Kim Jonathan Chiang Chi Ho Yoon Donald Cober Mon. Sept 29 System Hardware Component Diagram.
E-Voting Machine - Design Presentation Group M1 Bohyun Jessica Kim Jonathan Chiang Chi Ho Yoon Donald Cober Mon Oct 6 th Floorplan again Structural Verilog.
Firmware implementation of Integer Array Sorter Characterization presentation Dec, 2010 Elad Barzilay Uri Natanzon Supervisor: Moshe Porian.
E-Voting Machine - Design Presentation Group M1 Bohyun Jessica Kim Jonathan Chiang Chi Ho Yoon Donald Cober Wed. Sept 24 TEA encryption C & Behavioral.
E-Voting Machine - Design Presentation Group M1 Bohyun Jessica Kim Jonathan Chiang Chi Ho Yoon Donald Cober Wed, Oct 29 Functional Layout Secure Electronic.
E-Voting Machine - Design Presentation Group M1 Jonathan Chiang Jessica Kim Chi Ho Yoon Donald Cober Mon. Sept 15 System Block Diagram Data Flow Transistor.
Encryption Transaction with 3DES Team W2 Yervant Dermenjian (W21) Taewan Kim (W22) Evan Mengstab(W23) Xiaochun Zhu(W24) Objective: To implement a secure.
E-Voting Machine - Design Presentation Group M1 Bohyun Jessica Kim Jonathan Chiang Chi Ho Yoon Donald Cober Mon. Sept 29 System Hardware Component Diagram.
E-Voting Machine - Design Presentation Group M1 Bohyun Jessica Kim Jonathan Chiang Chi Ho Yoon Donald Cober Wed, Nov 19 ExtractedRC simulation More Layout.
E-Voting Machine - Design Presentation Group M1 Bohyun Jessica Kim Jonathan Chiang Chi Ho Yoon Donald Cober Mon, Nov 10 Functional Layout Blocks Floor.
E-Voting Machine - Design Presentation Group M1 Bohyun Jessica Kim Jonathan Chiang Chi Ho Yoon Donald Cober Mon, Nov 10 Analog Simulation for ExtractedRC.
E-Voting Machine - Design Presentation Group M1 Bohyun Jessica Kim Jonathan Chiang Chi Ho Yoon Donald Cober Wed, Oct 15 Schematics ¾ done SRAM cell layout.
Kabuki 2800 “a real-time digital audio effects system for performance” team “Big Country” presents ECEN4610 Preliminary Design Review 14 September 2006.
CP1610: Introduction to Computer Components
ECE 353 Lab B (part 1 – Overview)
INPUT-OUTPUT ORGANIZATION
8. INPUT, OUTPUT and storage DEVICES i/o units
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
Automark and Other Optical Scan Voting Systems Allen Stone CMSC-691V2/12/2006.
Virtual Wallet Gates Winkler Yin Shen Jordan Fei Project Manager: Prajna Shetty /02/2009 A handheld device that saves time and money through smart.
Computer Hardware and Software
© Paradigm Publishing Inc. 2-1 Chapter 2 Input and Processing.
Fayoum University Faculty of Engineering Electrical Engineering Department E-voting system Using Smart Card Under the supervision Of: Dr. Magdy Amer.
Chapter 10: Input / Output Devices Dr Mohamed Menacer Taibah University
Operating Systems.  Operating System Support Operating System Support  OS As User/Computer Interface OS As User/Computer Interface  OS As Resource.
Computer System Overview Chapter 1. Operating System Exploits the hardware resources of one or more processors Provides a set of services to system users.
Input/OUTPUT [I/O Module structure].
1 2 Basics of Computer Systems Ch.1-A,B,C FALL 2000 Rob Wolfe.
AutoMARK Overview Preparation & Testing. AutoMARK: An Overview Q: What is it? A: A great big printer Q: When is it used? A: Onestop and Election Day Q:
Group M1 Insik Yoon Mehul Jain Umang Shah SritejaTangeda Team Manager Prajna Shetty Secure unique Smart Card Reader Wednesday 2 nd December, 2009.
What Makes a Computing Device? A Computing Device Has Four Parts –Input –Output –Storage –CPU.
© Paradigm Publishing Inc. 2-1 Chapter 2 Input and Processing.
2009 Sep 10SYSC Dept. Systems and Computer Engineering, Carleton University F09. SYSC2001-Ch7.ppt 1 Chapter 7 Input/Output 7.1 External Devices 7.2.
The Mechanics Of Computers The Operating System (OS) & Hardware.
Input/Output Computer component : Input/Output I/O Modules External Devices I/O Modules Function and Structure I/O Operation Techniques I/O Channels and.
CH10 Input/Output DDDData Transfer EEEExternal Devices IIII/O Modules PPPProgrammed I/O IIIInterrupt-Driven I/O DDDDirect Memory.
The computer system’s I/O architecture is its interface to the outside world. This architecture provides a systematic means of controlling interaction.
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
IT3002 Computer Architecture
Digital Literacy: Computer Basics
بسم الله الرحمن الرحيم MEMORY AND I/O.
Security Architecture and Design Chapter 4 Part 2 Pages 319 to 357.
Computer Parts And Components PERIPHERALS. Definition of Peripherals External hardware devices attached to the computer are called peripheral devices.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
Gates Winkler Jordan Samuel Fei Yin Shen 9 September 2009 Virtual Wallet Design Proposal To create a handheld device which will save money and time through.
Amdahl’s Law & I/O Control Method 1. Amdahl’s Law The overall performance of a system is a result of the interaction of all of its components. System.
VEHICLE BACK UP ALARM DESIGN Student: Qi Zhou Mentor: Dr. Stanislaw Legowski.
SEPTEMBER 8, 2015 Computer Hardware 1-1. HARDWARE TERMS CPU — Central Processing Unit RAM — Random-Access Memory  “random-access” means the CPU can read.
Howd - Zur Hung Eric Lai Wei Jie Lee Yu - Chiang Lee Design Manager: Jonathan P. Lee [M2] Huffman Encoder Project Presentation #3 February 7 th, 2007 Overall.
Chapter 7 Input/Output and Storage Systems. 2 Chapter 7 Objectives Understand how I/O systems work, including I/O methods and architectures. Become familiar.
I/O SYSTEMS MANAGEMENT Krishna Kumar Ahirwar ( )
1 Input-Output Organization Computer Organization Computer Architectures Lab Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes.
The Structure of the “The” –Multiprogramming System
Presentation transcript:

E-Voting Machine - Design Presentation Group M1 Jessica Kim Chi Ho Yoon Jonathan Chiang Donald Cober Mon. Sept 8 Initial Design Secure Electronic Voting Terminal

Status Finished: Design selections Block diagram for processes To Do: Verilog Schematic Layout Testing Simulation

Design Decisions Project Overview: Implement an ASIC with most core functions of an electronic voting machine Must be secure Must be configurable and marketable for all national, state and local voting events.

System Specifications Main Main Computer: Only Interacts with poll workers Stores all of the votes from the terminals Handles all identification and verification Communicates all errors and events to the poll workers Accumulates and tallies all results Watches for terminal malfunction or tampering Terminals: ATM-style user interface for voter “dumb” – Only stores the current information for the voter Is programmed with choices physically with flash storage medium (rather than over a network)

Terminal Specifications Each terminal is equipped with: LCD display Array of selection input buttons Keyboard for write-in candidate selection Printer for physical paper trail Card scanner for ID Fingerprint scanner for security theatre Encrypted 2-way communication line to the main computer Tamper detection devices

Chip Specifications Interfaces to the card reader, display, printer, fingerprint scanner and flash will be on an 8bit wide bus with a data clock signal. Additional functionality like card detection and display mode will be asserted over 1bit wide signal lines. Most device interfaces will be external to the chip. Chip will contain the state machines needed to control all of the peripherals and the SRAM to store all of the current user’s selections. Communications will be encrypted with the TEA algorithm

Block Layout Communication Encryption Decryption Parallel/Serial Shift (64bit) Flash ID Verification FSM SRAM Selection Display FSM Card Reader Fingerprint scanner Display Printer Buttons Confirmation FSM MUX DEMUX

Blocks ItemDescriptionSize ID Verification FSM Reads the ID from a mag-strip card and collects the fingerprint ID. Information is sent to the main computer for verification by the poll workers and an ID confirmation page is displayed for the voter transistors Selection Display FSM Sends the current voting page and the listed choices to the display and interprets button input. Selections can be made and basic page navigation is available. Also handles a simplified keyboard interface for write-in candidates transistors Confirmation FSM Sends the accumulated choices out to the main computer through the encryption block and waits for an echo. The echoed information is display to the user and the user confirms it. Once confirmed a message is sent to the main computer and the paper trail is printed 1000 transistors

Blocks ItemDescriptionSize Encryption/ Decryption Tea encryption of 64-byte chunks; Will feed directly into the communication buffer. The Encryption key is accessed directly from flash transistors SRAM512byte SRAM24000 transistors

Questions Should we be encrypting and decrypting the information or should we be using an external component?