ACTFEL Alternating Current Thin Film Electroluminescent Lamps.

Slides:



Advertisements
Similar presentations
Computer Graphics Prof. Muhammad Saeed. Hardware (Display Technologies and Devices) III Hardware III Computer Graphics August 1,
Advertisements

Electroluminescent Lamps
EELE 461/561 – Digital System Design
Microscale Device Fabrication: Electrochemical Deposition (EMD) of Metals By Mahmoud Hayat and Cerise McLaren.
Process Flow : Overhead and Cross Section Views ( Diagrams courtesy of Mr. Bryant Colwill ) Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus.
CMOS Fabrication EMT 251.
Adhesive bonding Ville Liimatainen Contents Introduction – Adhesive bonding – Process overview – Main features Polymer adhesives Adhesive.
Advanced Manufacturing Choices
Bumm/OU NanoLab Assembling Your EL Lamp Cleaning the ITO Application of the phosphor layer Application of the dielectric layer Application of the back.
Fabrication pH Electrode Using Lift-Off Method and Electrodeposition Presented by Na Zhang.
CHAPTER 9: PHOTOLITHOGRAPHY.
ECE/ChE 4752: Microelectronics Processing Laboratory
Lithography – Basic Concept
Photolithography. Outline Motivation History  Photolithography Methods and Theories  Preparation and Priming  Spin-Coating  Photoresists  Soft-baking.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
One Way Circuits Limited Printed Circuit Board Manufacturer A Guide To Manufacturing Multilayer PCBs Use Left and Right Cursor keys to navigate ESC to.
Photolithography Photolithography is the transfer of patterns, circuits, device structures, etc. to a substrate or wafer using light and a mask.
Advanced Manufacturing Choices ENG Spring 2015, Class 6 Photolithography 6/9/2015.
Pattern transfer by etching or lift-off processes
Design and Implementation of VLSI Systems (EN1600) lecture04 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Sedra/Prentice.
Microfluidics Chromosome Sorter Project Progress Report Hung Li Chung Viknish Krishnan Kutty Uday Kolluri Wasnard Victor Faculty Advisor: Dr. Helmut Strey.
1 N/P-Channel MOSFET Fabrication By Assoc. Prof Dr. Uda Hashim School of Microelectronic Enginnering KUKUM FOX N-Well Arsenic Implant LDD As+ S/D Implant.
Zarelab Guide to Microfluidic Lithography Author: Eric Hall, 02/03/09.
Photopolymers and Photoresists for Electronic
Workshop for NFF Nanoimprint System NFF MA6 Nanoimprint Upgrade.
EE198B Senior Project class Fall 2001 San Jose State University.
Lecture 4 Photolithography.
Lithographic Processes
Microfluidics: Catalytic Pumping Systems Paul Longwell Hollidaysburg Area High School Summer 2005.
L OUISIANA T ECH U NIVERSITY FRESHMAN ENGINEERING PROGRAM RESISTANCE TEMPERATURE DETECTOR (RTD) PROJECT Dr. Hisham E. Hegab College of Engineering & Science.
Micro-fabrication.
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Microelectronic Device Fabrication
Fabrication of Active Matrix (STEM) Detectors
Cells and Batteries Section 1.4
Nano/Micro Electro-Mechanical Systems (N/MEMS) Osama O. Awadelkarim Jefferson Science Fellow and Science Advisor U. S. Department of State & Professor.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
I.C. Technology Processing Course Trinity College Dublin.
Everything You Wanted to Know But Were Afraid to Ask
Amorphous Silicon TFT LCD Displays Jonathan Brownstein EECS 277A.
II-Lithography Fall 2013 Prof. Marc Madou MSTB 120
Fabrication Technology(1)
BioMEMS Device Fabrication Procedure Theresa Valentine 8/19/03.
Norhayati Soin 05 KEEE 4426 WEEK 12/1 3/13/2005 KEEE 4426 WEEK 12 CMOS FABRICATION PROCESS.
Center for Materials for Information Technology an NSF Materials Science and Engineering Center Optical Lithography Lecture 13 G.J. Mankey
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
Lithography in the Top Down Method New Concepts Lithography In the Top-Down Process New Concepts Learning Objectives –To identify issues in current photolithography.
Process Sequence: Pressure-Actuated Valve ENMA490 October 14, 2003.
LITHOGRAPHY IN THE TOP-DOWN PROCESS - BASICS
 Refers to techniques for fabrication of 3D structures on the micrometer scale  Most methods use silicon as substrate material  Some of process involved.
SU-8 Testing (v1h) Thin SU8 on glass slide Test: (1)Soft Bake (SB) and (2)Post Exposure Bake (PEB) 1.
Dye Solar Cell Assembly Glass handling Titania deposition Sintering process Sensitizer impregnation Platinum deposition Sealing electrodes Electrolyte.
 A PCB is printed circuit board, also known as a printed wiring board. It is used in electronics to build electronic devices. A PCB serves 2 purposes.
Antenna Project in Cameron clean room Wafer preparation, conductor deposition, photolithography.
Wisconsin Center for Applied Microelectronics
Photolithography Photolithography is the transfer of patterns, circuits, device structures, etc. to a substrate or wafer using light and a mask.
Drying & Curing Condition
EE 3311/7312 MOSFET Fabrication
Lithography.
1) Wafer Cleaning Oxidizing – Field Oxide
Fabrication Steps of Detectors
積體電路元件與製程 半導體物理 半導體元件 PN junction CMOS 製程.
BioMEMS Device Fabrication Procedure
LITHOGRAPHY Lithography is the process of imprinting a geometric pattern from a mask onto a thin layer of material called a resist which is a radiation.
Laboratory: A Typical Lithography Process
Photolithography.
Microcontroller Interfacing: Selected Topics
1) Wafer Cleaning Oxidizing – Field Oxide (~130 nm)
Presentation transcript:

ACTFEL Alternating Current Thin Film Electroluminescent Lamps

Objective  Use photolithography to pattern ITO  Develop photoresist and etch ITO  Apply layers of phosphors, dielectric, and silver  Power up lamp  Troubleshoot

Preparation and Priming  Prepare the substrate (glass, with ITO): Wash with appropriate solvent to remove any dirt and other impurities –Acetone, MeOH Dry with Nitrogen  Deposit Primer Chemical that coats the substrate and allows for better adhesion of the resist, HMDS

Spin-Coating the Resist  Spin-coat the photoresist onto the surface of the glass RPM: 4500 Time: 42 sec Produces a thin uniform layer of photoresist on the glass surface.  Use red/amber safe light at this stage

Soft-Baking  Put on hotplate Temperature: 115°C, Time: 5 min  Removes volatile solvents from the coating  Makes photoresist imageable  Hardens to amorphous solid  Be careful not to overbake and destroy the sensitizer  Be careful not to not soft-bake

Mask Alignment and Exposure  Photomask is a square piece of transparency printed on by a laser printer  Maximize light intensity using photo-detector  Remove all shadows from exposure area  After alignment, the photoresist is exposed to the UV lamp

Photoresist Developer Highly pure buffered alkaline solution  Removes proper layer of photoresist upon contact or immersion  Degree of exposure affects the resolution curves of the resist  Immerse wafer in developer and swirl around for 90 seconds  Wash developed wafer with deionized water and dry with nitrogen

Etching the ITO  Put glass in a beaker of 20% HCl, 5% HNO 3  Heat beaker for 10 minutes in water bubble bath  Check for infinite resistance across The Gap  Fix Gap with razor blade if necessary  Remove wafers and wash in acetone  Dry with Nitrogen

 After the ITO is patterned the ACTFEL lamp can be made.  Each layer comes packaged separately as a thick paste (stir before using).  The thickness of each layer is controlled by using scotch tape as a spacer.  Apply scotch tape along 3-5mm on two parallel sides of the plate.  Apply the pastes in sequence using a spatula. Thin them by scraping a microscope slide across the layer.  Dry and cure each layer before application of the next Each layer is dried in an oven at 130°C for 15 minutes.  1 st phosphor  2 nd dielectric  3 rd conductive silver rear electrode Applying Thin Films

The dielectric layer should cover all of the phosphor layer and be as thin as possible without risking a short in the capacitor. The silver layer must not touch the ITO. Parts of the ITO layer are removed in order to extend the silver layer to the edge of the glass. This makes it easier to connect the lamp to a power source. The black lines mark the etched ITO pattern, and are used to accurately place the scotch tape; they’re later removed with acetone. Phosphor Layer Dielectric Layer Silver Layer (Rear Electrode) Cross-section of TFEL display  The thin films must be applied to the substrate within defined boundaries to avoid shorting the capacitor.  Layer Constraints The phosphor layer should be as thin as possible Applying Thin Films 2

 After the thin films are dry, the lamp needs a power source.  Copper tape is used to make good contacts without damaging the lamp. Small pieces of tape are attached to the ITO layer and the silver layer separately.  The phosphor requires a changing electric field in order to fluoresce. A DC voltage will only produce a changing electric field in a capacitor as it charges. In order to produce continuous lighting an AC voltage is required.  Normal 110V 60Hz AC power can be used to light your lamp. In the lab we use a high frequency power supply Hz and a few hundred volts, which gives a brighter light. Front and back of device Device with leads on, powered, and in darkness. Powering Lamps