Outline Floating point arithmetic 80x87 Floating Point Unit.

Slides:



Advertisements
Similar presentations
CH10 Instruction Sets: Characteristics and Functions
Advertisements

Set 16 FLOATING POINT ARITHMETIC. TOPICS Binary representation of floating point Numbers Computer representation of floating point numbers Floating point.
Gursharan Singh Tatla Math Co-Processor Nov-10 Gursharan Singh Tatla
UQ: Explain in brief integer instruction pipeline stages of Pentium
1/1/ / faculty of Electrical Engineering eindhoven university of technology Introduction Part 2: Data types and addressing modes dr.ir. A.C. Verschueren.
There are two types of addressing schemes:
Fixed Point Numbers The binary integer arithmetic you are used to is known by the more general term of Fixed Point arithmetic. Fixed Point means that we.
Comp Sci Floating Point Arithmetic 1 Ch. 10 Floating Point Unit.
Instruction Set Architecture & Design
6/9/2015TUC-N dr. Emil CEBUC Math Coprocessor Also called Floating Point Unit FPU.
Microprocessors The MIPS Architecture (Floating Point Instruction Set) Mar 26th, 2002.
Chapter 14: The Arithmetic Coprocessor, MMX, and SIMID Technologies.
What is an instruction set?
Unit-1 PREPARED BY: PROF. HARISH I RATHOD COMPUTER ENGINEERING DEPARTMENT GUJARAT POWER ENGINEERING & RESEARCH INSTITUTE Advance Processor.
The 80x87 Math Coprocessor.
Assembly Language for x86 Processors 6th Edition
Lecture 15 Floating point math Dr. Dimitrios S. Nikolopoulos CSL/UIUC.
An Introduction to 8086 Microprocessor.
Computer Arithmetic. Instruction Formats Layout of bits in an instruction Includes opcode Includes (implicit or explicit) operand(s) Usually more than.
Machine Instruction Characteristics
Computer Architecture ALU Design : Division and Floating Point
Dr Mohamed Menacer College of Computer Science and Engineering Taibah University CS-334: Computer.
Computer Architecture and Operating Systems CS 3230 :Assembly Section Lecture 10 Department of Computer Science and Software Engineering University of.
Floating Point Arithmetic
CSC 221 Computer Organization and Assembly Language
FLOATING POINT ARITHMETIC. TOPICS Binary representation of floating point Numbers Computer representation of floating point numbers Floating point instructions.
The x87 FPU Lecture 19 Fri, Mar 26, 2004.
Computer Architecture and Organization
The 80x87 Math Coprocessor. Why we need a math coprocessor? Using a general-purpose microprocessor such as the 8088/86 to perform mathematical functions.
Computer Architecture EKT 422
Chapter 10 Instruction Sets: Characteristics and Functions Felipe Navarro Luis Gomez Collin Brown.
EEL5708/Bölöni Lec 8.1 9/19/03 September, 2003 Lotzi Bölöni Fall 2003 EEL 5708 High Performance Computer Architecture Lecture 5 Intel 80x86.
Assembly Language for x86 Processors 7th Edition
Real Numbers SignExponentMantissa.
Real Arithmetic Computer Organization and Assembly Languages Yung-Yu Chuang 2006/12/11.
Instruction Sets. Instruction set It is a list of all instructions that a processor can execute. It is a list of all instructions that a processor can.
MODULE 5 INTEL TODAY WE ARE GOING TO DISCUSS ABOUT, FEATURES OF 8086 LOGICAL PIN DIAGRAM INTERNAL ARCHITECTURE REGISTERS AND FLAGS OPERATING MODES.
Introduction to Intel IA-32 and IA-64 Instruction Set Architectures.
Instruction Sets: Characteristics and Functions  Software and Hardware interface Machine Instruction Characteristics Types of Operands Types of Operations.
Internal Programming Architecture or Model
ECE291 Lecture 13 Advanced Mathematics. ECE 291 Lecture 13Page 2 of 40 Lecture outline Floating point arithmetic 80x87 Floating Point Unit MMX Instructions.
o History of Floating Point o Defining Floating Point Arithmetic o Floating Point Representation o Floating Point Format o Floating Point Precisions o.
ECE291 Computer Engineering II Lecture 11 Dr. Zbigniew Kalbarczyk University of Illinois at Urbana- Champaign.
Computer Architecture. Instruction Set “The collection of different instructions that the processor can execute it”. Usually represented by assembly codes,
Chapter 14: The Arithmetic Coprocessor, MMX, and SIMID Technologies.
Floating Points & IEEE 754.
Floating Point Representations
Presented by, C.Balasubramaniam, Lect / CSE ESEC
Floating Point Numbers: x 10-18
Chapter 6 Floating Point
Arithmetic for Computers
Assembly Language for Intel-Based Computers, 5th Edition
Chapter 11 © 2011, The McGraw-Hill Companies, Inc.
Subject Name: Microprocessors Subject Code:10EC46 Department: Electronics and Communication Date: /21/2018.
Using the 80x87 Math Chip in Assembly
ECEG-3202 Computer Architecture and Organization
Chapter 9 Instruction Sets: Characteristics and Functions
The x87 FPU Lecture 18 Wed, Mar 23, 2005.
ECEG-3202 Computer Architecture and Organization
Computer Organization and Assembly Languages Yung-Yu Chuang 2005/12/22
Computer Architecture and System Programming Laboratory
Computer Organization and Assembly Language
Computer Architecture and System Programming Laboratory
Part I Data Representation and 8086 Microprocessors
Chapter 10 Instruction Sets: Characteristics and Functions
Presentation transcript:

Outline Floating point arithmetic 80x87 Floating Point Unit

KoPemproses Aritmetik Fg2 kopemproses aritmetik dijlnkan secara selari dgn mikrop yakni mikrop dan kop blh dilaksanakan secara serentak. Jenis2 data yg dimanipulasi oleh kop ialah signed integer, fp & BCD – Integer 16bit, 32bit & 64bit dgn pelengkap duaan sbg neg. – BCD disimpan sbg nom 18 digit dlm 10b memori. MSbyte ialah sign bit dan 9byte selebih ialah 18digit nom BCD. – Fp ada tiga jenis iaitu single, double dan extended.

Titik Apungan Nombor Komponen2 nombor titik apungan Sign: 0=pos(+); 1=neg(-) Exponent: (with constant bias added) Mantissa: 1 <= M < 2 Number = (1.Mantissa) * 2 (exponent-bias) Example: (decimal) = (binary) = * 2 3 (normalized)

Titik Apungan Format Precision Size Exp. Bias Mant. Mant. (bits) (bits) (bits) 1st Digit Single (7Fh) 23 Implied Double (3FFh) 52 Implied Extended (3FFFh) 63 Explicit

Tukarkan kpd Bentuk Titik Apungan Tukarkan nom desimal ke binari Normalkan nom binari tersebut Kirakan pincang eksponen Simpan nom itu dlm format titik apungan Cth: = = x (7Fh) = (85h) 4. Sign = 0 Exponent = Mantissa = Note mantissa of a number 1.XXXX is the XXXX The 1. is an implied one-bit that is only stored in the extended precision form of the floating-point number as an explicit-one bit

Tukarkan kpd Bentuk Titik Apungan Format Sign Exponent Mantissa Single (+) 7F+6 = 85h (8 bits) Implied 1. (23 bit) , ,1000,1000,0000,0000,0000 Double (+) 3FFh + 6 = 405h (11 bits) Implied 1. (52 bit) 0 100,0000, ,1000,1000,0000,…,0000 Extended (+) 3FFFh+6 = 4005h (15 bits) Explicit 1. (63 bit) 0 100,0000,0000, ,0100,0100,0000,…,

Contoh

Pewakilan Istimewa Zero: – Exp = All Zero, Mant = All Zero NAN (not a number) an invalid floating-point result – Exp = All Ones, Mant non-zero + Infinity: – Sign = 0, Exp = All Ones, Mant = 0 - Infinity: – Sign = 1, Exp = All Ones, Mant = 0

Tukar drpd Bentuk Titil Apungan (cth) Sign = 1 Exponent = 1000,0011 Mantissa = 100,1001,0000,0000, = 1000, ,1111 (tukarkan pincang eksponen) x 2 4 (normalkan nom binari) (nyah normalkan nom binari) (nom desimal)

Unit Titik Apungan 80x87 Perkakasan On-chip utk hitungan pantas bg nom titik apungan Operasi2 FPU dilaksanakan selari dgn operasi2 integer Historically implemented as separate chip – Coprocessor 80486DX-Pentium III contain their own internal and fully compatible versions of the CPU/FPU Exchange data though memory – Converts Single and Double to Extended-precision

Arithmetic Coprocessor Architecture Control unit – interfaces the coprocessor to the microprocessor-system data bus Numeric execution unit (NEU) – executes all coprocessor instructions NEU has eight-register stack – each register is 80-bit wide (extended-precision numbers) – data appear as any other form when they reside in the memory system – holds operands for arithmetic instructions and the results of arithmetic instructions – FSTSW AX ;the only instruction (not available for 8087) that allows direct communications between CPU and FPU through the AX register Other registers - status, control, tag, exception

Arithmetic Coprocessor FPU Registers The eight 80-bit data registers are organized as a stack As data items are pushed into the top register, previous data items move into higher-numbered registers, which are lower on the stack All coprocessor data are stored in registers in the 10-byte real format Internally, all calculations are done on the greatest precision numbers Instructions that transfer numbers between memory and coprocessor automatically convert numbers to and from the 10-byte real format

Sample 80x87 FPU Opcodes FADD: Addition FMUL: Multiplication FDIV: Division (divides the destination by the source) FDIVR: Division (divides the source by the destination) FSIN: Sine (uses radians) FCOS: Cosine (uses radians) FSQRT: Square Root FSUB: Subtraction FABS: Absolute Value FYL2X: Calculates Y * log 2 X(X) (Really) FYL2XP1: Calculates Y * log 2 X(X)+1 (Really)

Programming the FPU FPU Registers = ST(0).. ST(7) Format: OPCODE destination, source Restrictions: One register must be ST(0) ST=ST(0)=top of stack Use of ST(0) is implicit when not specified FINIT - Execute before starting to initialize FPU registers!

Programming the FPU (cont.) FLD MemVar – Load ST(0) with MemVar & – Push all other ST(i) to ST(i+1) for i=0..6 FSTP MemVar – Move top of stack to memory & – Push all other ST(i) to ST(i-1) for I = 1..7 FST MemVar – Move top of stack to memory – Leave result in ST(0) FSTP – Store Result and Pop FPU stack

FPU Programming Classical-Stack Format Instructions treat the coprocessor registers like items on the stack ST (the top of the stack) is the source operand ST(1), the second register, is the destination Instructions ST ST(1) fld 1fldpifadd Stack Contents

FPU Programming Memory Format The stack top (ST) is always the implied destination ST ST(1) fld m1 fld m2fadd m1 1.0 fstp m1 fst m2 m1 m DATA m1 REAL4 1.0 m2 REAL4 2.0.CODE …. fld m1 fld m2 fadd m1 fstp m1 fst m2

FPU Programming Register Format Instructions treat coprocessor registers as registers rather than stack elements – require two register operands; one of them must be the stack top (ST) ST ST(1) fadd st(1), st fadd st, st(2) fxch st(1) ST(2)

FPU Programming Register-Pop Format Coprocessor registers are treated as a modified stack – the source register must always be a stack top ST ST(1) faddp st(2), st 2.0 ST(2)

FPU Programming Timing Issues A coprocessor instruction following a processor instruction – coordinated by assembler for 8086 and 8088 – coordinated by processor on Pentium A processor instruction that accesses memory following a coprocessor instruction that accesses the same memory – for 8087 need include WAIT or FWAIT to ensure that coprocessor finishes before the processor begins – assembler is doing this automatically

Calculating the Area of a Circle MODEL SMALL.DATA RAD DD 2.34, 5.66, 9.33, 234.5, 23.4 AREA DD5 dup (?).CODE.STARTUP movsi, 0;source element 0 movdi, 0;destination element 0 mov cx, 5;count of 5 Main1: fld rad[si];radius to ST fmulst, st(0); square radius fldpi; pi to ST fmul; multiply ST = ST x ST(1) fstp AREA[di] inc si inc di loop Main1.EXIT END

Calculating Sqrt(x 2 + y 2 ) (Example of Using Code View).MODEL SMALL.STACK.DATA X real44.0 Y real43.0 Z real4?.CODE mainproc mov mov ds, ax finit fld X fldst(0) Fmul fld Y fldst(0) Fmul fadd fsqrt fstZ movax, 4C00h int21h mainendp