P08009 Audible Memo Board Phase II Monday, October 22, 2007 P08009: Audible Memo Board Phase II Sponsor: Tala Hopkins Jon GosligaAudio Output Lead Loic.

Slides:



Advertisements
Similar presentations
CHAPTER 1 SOFTWARE DEVELOPMENT. 2 Goals of software development Aspects of software quality Development life cycle models Basic concepts of algorithm.
Advertisements

In this presentation you will:
© Paradigm Publishing, Inc. 2-1 Chapter 2 Input and Processing Chapter 2 Input and Processing.
P10041: TEAK - Sound and Music Sheryl Gillow Heather Godlewski Bryan Lozano Jeremy Schuh Mechanical Engineering Electrical Engineering Sponsors: The National.
Analogue to Digital Conversion
COMPUTER CONCEPTS Computer Information Systems. COURSE COMPETENCIES Explain the functions of computer system components. Describe the information processing.
Proximity Sensor Board: Final Report Sarat Bhogavalli Nathan Ellefsen Ryan Fig Michel Kinsy Mentor: John Winters.
P10057: Delivery and Scale-Up of a Monitoring Device for Human Smoking Behavior Ryan Miller – Project Manager Chris Oxley – Lead Engineer Ryan Enyeart.
P08009 Audible Memo Board Phase II Friday, February 22, 2008 P08009: Audible Memo Board Phase II Sponsor: Dr. Hopkins Advisor: Professor Slack Jon GosligaElectrical.
Team Monte Cristo Joseph Carrafa Sharon Clark Scott Hassett Alex Mason The Deep Fried Game Station.
Globex Proprietary Competition Sensitive Ubiquitous - MP3 Player Ian BrattJohn Pratt Eric LeeWei-Shin Wang David Lindstone ECEN 4573 Capstone Lab Spring.
A.R. Hertneky J.W. O’Brien J.T. Shin C.S. Wessels Laser Controller One (LC1)
Audible Memo Board Phase II (08009) The Project Customer: Irene Sponsor: Tala Hopkins Consultant: Dr. Hopkins Advisor: Dr. Slack The project required the.
Overview  The project consists of a speech module device which allows for playback of messages. This module will then be incorporated into different.
Laser Shoot-Out Game By Steven Noto and Laura Miller Advisor: Steven Gutschlag April 4, 2000 Senior Project Status Report 2.
P08456-LED Lighting for an Underwater ROV Jeremy Schiele-Project Manager Jonathan Lent-Mechanical Engineer Ryan Seeber-Computer Engineer Justin VanSlyke-Mechanical.
PDACS Michelle Berger John Curtin Trey Griffin Aaron King Michael Nordfelt Jeffrey Whitted.
Team Monte Cristo Joseph Carrafa Sharon Clark Scott Hassett Alex Mason The Deep Fried Game Station.
EEG Machine By The All-American Boys Featuring Slo- Mo Motaz Alturayef Shawn Arni Adam Bierman Jon Ohman.
(Voice Activated Home Control System). Project Summary Control any IR activated device –Via voice command Learnable –Learn IR Code –Learn Voice Command.
Lecture 9 – Database Design
VAHCS Voice Activated Home Control System By: Kyle Joseph Troy Resetich Advisors: Dr. Malinowski Dr. Schertz.
Detailed Design Review Project P13363 Members: Justine Converse (IE) James Cover (CE) Alexander Eschbach (EE) Jason Hang (ME) Ashley Trode (EE) Guide:
CS 0008 Day 2 1. Today Hardware and Software How computers store data How a program works Operators, types, input Print function Running the debugger.
MSD P07302Design Review1 Motor Controller Subsystem MSD P07302 Project Sponsor: KGCOE Project Members: D. ShenoyProject Manager S. TallauSoftware Design.
FPGA-Based Arcade Emulation Danny Funk, Cory Mohling, Tony Milosch, David Gartner, John Alexander Advisor: Philip Jones Client: Joseph Zambreno.
Bonitron Air Demand Scheduler Design Review Vanderbilt Senior Design Alex Brown Ajmer Dwivedi Cory Haugh February 04, 2008.
Optical Heart Monitor/Jump Drive Sponsor: Calit2 Mentor: Paul Blair Ph.D. Team: Matt Chandrangsu, Jeffrey Chi, Kari Nip ECE 191 – Group 6 Fall 2008.
Electrical Engineering 4OI4 Design Project By: Daniel Ho and Chris Ho.
SudokuEHG Michelle Brown Matt Haggenmiller Thomas Troch CE Design Projects Design Review December 12, 2007.
Communication Device for Handicapped Kids Dec Client Heartland Area Agency Sue Young Advisor Yao Ma Advisor Yao Ma Alex Leith Brian Grove Steve Peters.
 A device that  accepts input,  processes data,  stores data, and  produces output, all according to a series of stored instructions. 4 Step process.
Systems Analysis and Design: The Big Picture
Investigating the Design Context.
© Paradigm Publishing Inc. 2-1 Chapter 2 Input and Processing.
Multi-agent Research Tool (MART) A proposal for MSE project Madhukar Kumar.
Frequently Unasked Questions Loyola Blakefield Introduction to Engineering March 8, 2012 Bob Rassa, Raytheon Space & Airborne Systems
Copyright Prentice Hall, Inc. 1 Computers: Information Technology in Perspective, 11e Larry Long and Nancy Long Chapter 11 Developing Business Information.
© Paradigm Publishing Inc. 2-1 Chapter 2 Input and Processing.
ECE 477 Design Review Team 4  Fall 2010 (L to R) Andy Sydelko, Chris Cadawallader, Mike Wiliams, Craig Pilcher.
Lab IV Lecture 1 Course Overview Introduce Step 1 Course Web Page:
Input Devices Ali El-Achmar Matt Leclair TEJ20. What Are Input Devices? ● Input Devices are data going into the computer from the user.
Digital Signal Processing Jill, Jon, Kilo, Roger Spring ‘06.
Testability of Analogue Macrocells Embedded in System-on-Chip Workshop on the Testing of High Resolution Mixed Signal Interfaces Held in conjunction with.
Electronics Loyola Blakefield Introduction to Engineering February 3, 2014 Bob Rassa, Raytheon Space & Airborne Systems
Class-D Garage Band Amplifier Team: Aaron Danielson, Robert Mann, Randall Newcomb, Scott Russell Sponsor: Nigel Thompson Advisor: Dr. William Harrison.
Incoming Power Grid Monitor TEAM #3: JAMES MCCORMICK, ZHIHOUG QIAN, JACOB JEBB, VICTOR EZENWOKO, ALEX LANGE FACILITATOR: DR. ASLAM SPONSOR: GREAT LAKES.
Business Technology Applications Computer Basics Vocab.
Midterm Presentation Senior Design II February 28, 2012.
Software Development Process CS 360 Lecture 3. Software Process The software process is a structured set of activities required to develop a software.
SEPTEMBER 8, 2015 Computer Hardware 1-1. HARDWARE TERMS CPU — Central Processing Unit RAM — Random-Access Memory  “random-access” means the CPU can read.
MOBILE CAMERA CONTROL SYSTEM. Team Members Ruth Ayalon – ME Ruth Ayalon – ME Erin Gillespie -ME Erin Gillespie -ME Claudia Forero –ISE Claudia Forero.
Computer Information Systems
Bonitron Air Demand Scheduler Design Review
P07307: Controls for Dynamic Suspension
TOPIC : USB FLASH DRIVE. May E.Al-Hajri. Intro Information Technology.
Microcontroller Enhancement Design Project
Investigating the Design Context.
Voice Over IP By: Jon Peterson.
P07203 Dynamometry Laboratory Infrastructure
Technology Literacy Hardware.
AUTOMATIC SHIFT CONTROLS FOR ATV SPONSOR: POLARIS INDUSTRIES
Portable Battleship Display
Interfacing Memory Interfacing.
Electronics Schematics
Serial Data Hub (Proj Dec13-13).
Touch Sensitive Piano Keys
Electronic Voting Machine
Team Members: Sagar Sheth Team Leader Leonardo Silva Industrial Eng.
Presentation transcript:

P08009 Audible Memo Board Phase II Monday, October 22, 2007 P08009: Audible Memo Board Phase II Sponsor: Tala Hopkins Jon GosligaAudio Output Lead Loic HureauAudio Input Lead Jim VargheseAudio Lead Alex GorevskiSoftware Logic & Signal Conversion Lead

Project Description Device will be able to record audio messages. Designed to be usable without the use of vision and limited feeling in the fingers. –Velcro on every Wednesday to distinguish days of the month –Verification logic in case of accidental button presses Key high level customer needs / engineering specs: –Minimal steps in recording and playing back messages Usage Flow Charts have been designed –Time and data are retained when the power is off NAND Flash memory incorporated to retain audio data Clock Chip with an internal battery on power-down –The user can record, delete, and playback messages & the messages are easy to find Software Flowcharts have been designed Device will be able to record audio messages. Designed to be usable without the use of vision and limited feeling in the fingers. –Velcro on every Wednesday to distinguish days of the month –Verification logic in case of accidental button presses Key high level customer needs / engineering specs: –Minimal steps in recording and playing back messages Usage Flow Charts have been designed –Time and data are retained when the power is off NAND Flash memory incorporated to retain audio data Clock Chip with an internal battery on power-down –The user can record, delete, and playback messages & the messages are easy to find Software Flowcharts have been designed Monday, October 22, 2007 P08009: Audible Memo Board Phase II

Video Demonstration Monday, October 22, 2007 P08009: Audible Memo Board Phase II

Design Concept Calendar Mode Monday, October 22, 2007 P08009: Audible Memo Board Phase II Erase Playback Record Change Month Next/Previous Message Calendar

Design Concept Memo Mode Monday, October 22, 2007 P08009: Audible Memo Board Phase II Playback Record Different Memos Clock Mode Change Volume

System Architecture Monday, October 22, 2007 P08009: Audible Memo Board Phase II Microphone Amplification Band Pass Filter Microprocessor Debug Terminal Memory Storage Softwar e Logic ADC Timer D-A Converter Keyboard IO Ports Speaker Amplification Filter

Software Logic Monday, October 22, 2007 P08009: Audible Memo Board Phase II Old DesignRefactored Design

Technical Risk Assessment Risk: PCB Design difficulty and Proposed Mitigation –How many boards need to be developed? One board will be designed, which includes filters and amps for both the input and output stages of the circuit –How will we implement the power circuit? The power circuit will be designed on perf. board to save PCB costs (space saved) –Alternative evaluation board available? The current evaluation board will be integrated into the design –How will the boards be mounted to the box? The screws used will be flat-heads in which 4 holes will be drilled in the box. Standoffs will be used to hold the board above the surface of the box Risk: PCB Design difficulty and Proposed Mitigation –How many boards need to be developed? One board will be designed, which includes filters and amps for both the input and output stages of the circuit –How will we implement the power circuit? The power circuit will be designed on perf. board to save PCB costs (space saved) –Alternative evaluation board available? The current evaluation board will be integrated into the design –How will the boards be mounted to the box? The screws used will be flat-heads in which 4 holes will be drilled in the box. Standoffs will be used to hold the board above the surface of the box Monday, October 22, 2007 P08009: Audible Memo Board Phase II

Product Development Process Phase Phase 0: Planning Phase 1: Concept Development Phase 2: System Level Design Phase 3: Detailed Design Phase 4: Testing and Refinement MSD I (currently)MSD II Phase 0: Planning Phase 1: Concept Development Phase 2: System Level Design Phase 3: Detailed Design Phase 4: Testing and Refinement MSD I (currently)MSD II Monday, October 22, 2007 P08009: Audible Memo Board Phase II 01234

Current State of Design Functional Components –Audio input circuit –Audio output circuit –NAND Flash Audio Storage –Majority of software logic The Clock chip is being ordered so that the last of the functional requirements may be met Remaining software logic for the clock chip and small bug fixes Filtering needs refinement to reduce noise The project cost will rise due to the PCB Design –Old Design cost $ –New Design will cost ~$280 $60 uController and Clock Chips $15 Headers, surface-mount resistors and capacitors $215 for the Printed Circuit Board Functional Components –Audio input circuit –Audio output circuit –NAND Flash Audio Storage –Majority of software logic The Clock chip is being ordered so that the last of the functional requirements may be met Remaining software logic for the clock chip and small bug fixes Filtering needs refinement to reduce noise The project cost will rise due to the PCB Design –Old Design cost $ –New Design will cost ~$280 $60 uController and Clock Chips $15 Headers, surface-mount resistors and capacitors $215 for the Printed Circuit Board Monday, October 22, 2007 P08009: Audible Memo Board Phase II

MSD II Project Schedule Milestones 11/16/07: Finish the testing for the clock chip 12/10/07: Finish the development of the PCB layout 12/10/07: Order all parts and send out PCB design for fabrication 12/13/07: Begin testing the design with the PCB and make changes where necessary. 12/13/07: Finalize device code, finalize documentation. 1/30/08: Finish building, test final product with customer. Mid February: Functional and performance review. End of February: Final product review. 11/16/07: Finish the testing for the clock chip 12/10/07: Finish the development of the PCB layout 12/10/07: Order all parts and send out PCB design for fabrication 12/13/07: Begin testing the design with the PCB and make changes where necessary. 12/13/07: Finalize device code, finalize documentation. 1/30/08: Finish building, test final product with customer. Mid February: Functional and performance review. End of February: Final product review. Monday, October 22, 2007 P08009: Audible Memo Board Phase II

Thank you for attending. Questions? Monday, October 22, 2007 P08009: Audible Memo Board Phase II