Distributed Scheduling Algorithms for Switching Systems Shunyuan Ye, Yanming Shen, Shivendra Panwar 2015-7-161.

Slides:



Advertisements
Similar presentations
1 Scheduling Crossbar Switches Who do we chose to traverse the switch in the next time slot? N N 11.
Advertisements

Some Unsolved Problems in High Speed Packet Swtiching
Submitters: Erez Rokah Erez Goldshide Supervisor: Yossi Kanizo.
Nick McKeown CS244 Lecture 6 Packet Switches. What you said The very premise of the paper was a bit of an eye- opener for me, for previously I had never.
Frame-Aggregated Concurrent Matching Switch Bill Lin (University of California, San Diego) Isaac Keslassy (Technion, Israel)
Towards Simple, High-performance Input-Queued Switch Schedulers Devavrat Shah Stanford University Berkeley, Dec 5 Joint work with Paolo Giaccone and Balaji.
Isaac Keslassy, Shang-Tse (Da) Chuang, Nick McKeown Stanford University The Load-Balanced Router.
A Scalable Switch for Service Guarantees Bill Lin (University of California, San Diego) Isaac Keslassy (Technion, Israel)
Algorithm Orals Algorithm Qualifying Examination Orals Achieving 100% Throughput in IQ/CIOQ Switches using Maximum Size and Maximal Matching Algorithms.
Fast Matching Algorithms for Repetitive Optimization Sanjay Shakkottai, UT Austin Joint work with Supratim Deb (Bell Labs) and Devavrat Shah (MIT)
1 Input Queued Switches: Cell Switching vs. Packet Switching Abtin Keshavarzian Joint work with Yashar Ganjali, Devavrat Shah Stanford University.
1 Comnet 2006 Communication Networks Recitation 5 Input Queuing Scheduling & Combined Switches.
The Concurrent Matching Switch Architecture Bill Lin (University of California, San Diego) Isaac Keslassy (Technion, Israel)
Scaling Internet Routers Using Optics Producing a 100TB/s Router Ashley Green and Brad Rosen February 16, 2004.
Using Load-Balancing To Build High-Performance Routers Isaac Keslassy, Shang-Tse (Da) Chuang, Nick McKeown Stanford University.
1 ENTS689L: Packet Processing and Switching Buffer-less Switch Fabric Architectures Buffer-less Switch Fabric Architectures Vahid Tabatabaee Fall 2006.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion MSM.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion The.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion Scaling.
Modeling TCP in Small-Buffer Networks
A WDM Passive Optical Network Architecture for Multicasting Services Student : Tse-Hsien Lin Teacher : Ho-Ting Wu Date :
The Crosspoint Queued Switch Yossi Kanizo (Technion, Israel) Joint work with Isaac Keslassy (Technion, Israel) and David Hay (Politecnico di Torino, Italy)
1 Internet Routers Stochastics Network Seminar February 22 nd 2002 Nick McKeown Professor of Electrical Engineering and Computer Science, Stanford University.
Lecture 11. Matching A set of edges which do not share a vertex is a matching. Application: Wireless Networks may consist of nodes with single radios,
1 EE384Y: Packet Switch Architectures Part II Load-balanced Switches Nick McKeown Professor of Electrical Engineering and Computer Science, Stanford University.
Maximum Size Matchings & Input Queued Switches Sundar Iyer, Nick McKeown High Performance Networking Group, Stanford University,
1 Trend in the design and analysis of Internet Routers University of Pennsylvania March 17 th 2003 Nick McKeown Professor of Electrical Engineering and.
1 Achieving 100% throughput Where we are in the course… 1. Switch model 2. Uniform traffic  Technique: Uniform schedule (easy) 3. Non-uniform traffic,
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion Maximal.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion Scheduling.
1 Scheduling Crossbar Switches Who do we chose to traverse the switch in the next time slot? N N 11.
Pipelined Two Step Iterative Matching Algorithms for CIOQ Crossbar Switches Deng Pan and Yuanyuan Yang State University of New York, Stony Brook.
Localized Asynchronous Packet Scheduling for Buffered Crossbar Switches Deng Pan and Yuanyuan Yang State University of New York Stony Brook.
Load Balanced Birkhoff-von Neumann Switches
Belgrade University Aleksandra Smiljanić: High-Capacity Switching Switches with Input Buffers (Cisco)
A Cooperative MAC Protocol for Wireless LAN Pei Liu, Zhifeng Tao, Shivendra S. Panwar Motivation: In the legacy system, source station transmits.
Delay Analysis for Maximal Scheduling in Wireless Networks with Bursty Traffic Michael J. Neely University of Southern California INFOCOM 2008, Phoenix,
Adaptive CSMA under the SINR Model: Fast convergence using the Bethe Approximation Krishna Jagannathan IIT Madras (Joint work with) Peruru Subrahmanya.
High Speed Stable Packet Switches Shivendra S. Panwar Joint work with: Yihan Li, Yanming Shen and H. Jonathan Chao New York State Center for Advanced Technology.
Enabling Class of Service for CIOQ Switches with Maximal Weighted Algorithms Thursday, October 08, 2015 Feng Wang Siu Hong Yuen.
Summary of switching theory Balaji Prabhakar Stanford University.
Applied research laboratory 1 Scaling Internet Routers Using Optics Isaac Keslassy, et al. Proceedings of SIGCOMM Slides:
ISLIP Switch Scheduler Ali Mohammad Zareh Bidoki April 2002.
Abtin Keshavarzian Yashar Ganjali Department of Electrical Engineering Stanford University June 5, 2002 Cell Switching vs. Packet Switching EE384Y: Packet.
An Optoelectronic Neural Network Packet Switch Scheduler K. J. Symington, A. J. Waddie, T. Yasue, M. R. Taghizadeh and J. F. Snowdon.
1 Performance Guarantees for Internet Routers ISL Affiliates Meeting April 4 th 2002 Nick McKeown Professor of Electrical Engineering and Computer Science,
R. Srikant Coordinated Science Laboratory and Department of Electrical and Computer Engineering University of Illinois at Urbana-Champaign Joint work with.
Stress Resistant Scheduling Algorithms for CIOQ Switches Prashanth Pappu Applied Research Laboratory Washington University in St Louis “Stress Resistant.
Belgrade University Aleksandra Smiljanić: High-Capacity Switching Switches with Input Buffers (Cisco)
Order Optimal Delay for Opportunistic Scheduling In Multi-User Wireless Uplinks and Downlinks Michael J. Neely University of Southern California
Buffered Crossbars With Performance Guarantees Shang-Tse (Da) Chuang Cisco Systems EE384Y Thursday, April 27, 2006.
SNRC Meeting June 7 th, Crossbar Switch Scheduling Nick McKeown Professor of Electrical Engineering and Computer Science, Stanford University
Improving Matching algorithms for IQ switches Abhishek Das John J Kim.
Topics in Internet Research: Project Scope Mehreen Alam
Reduced Rate Switching in Optical Routers using Prediction Ritesh K. Madan, Yang Jiao EE384Y Course Project.
Throughput of Internally Buffered Crossbar Switch Saturday, February 20, 2016 Mingjie Lin
Achieving Stability in a Network of IQ Switches Neha Kumar Shubha U. Nabar.
Using Traffic Models in Switch Scheduling Hammad M. Saleem Imran Q. Sayed June 3rd, 2002.
A Load Balanced Switch with an Arbitrary Number of Linecards I.Keslassy, S.T.Chuang, N.McKeown ( CSL, Stanford University ) Some slides adapted from authors.
Input buffered switches (1)
scheduling for local-area networks”
Balaji Prabhakar Departments of EE and CS Stanford University
R. Srikant University of Illinois at Urbana-Champaign
CS 740: Advance Computer Networks Hand-out on Router Design
Memory Management Algorithms Huan Liu, Damon Mosk-Aoyama
Stability Analysis of MNCM Class of Algorithms and two more problems !
Balaji Prabhakar Departments of EE and CS Stanford University
Javad Ghaderi, Tianxiong Ji and R. Srikant
Scheduling Crossbar Switches
EE384Y: Packet Switch Architectures II
Presentation transcript:

Distributed Scheduling Algorithms for Switching Systems Shunyuan Ye, Yanming Shen, Shivendra Panwar

Overview Background – Problem definition, related work A randomized scheduling algorithm – Algorithm, example, proof sketch Applications – Buffered crossbar switch: DISQUO – Optoelectronic switch: HELIOS

Scheduling Problem Objective: Find a scheduling algorithm that can sustain 100% capacity Input 1 Output 1 VOQs Switching Fabric

Related Work (1) Maximum Weight Matching (MWM, Tassiulas ’92) InputsOutputs InputsOutputs CentralizedO(N 3 ) computations

Related Work (2) Randomized Scheduling Algorithm (Tassiulas ’98) Centralized O(N) computations InputsOutputs InputsOutputs Poor Delay Performance

Related Work (3) iSLIP (McKoewn, ’98) – Distributed, but cannot guarantee 100% throughput LAURA (Giaccone et al., ’02) – Merge R(n) and S(n-1) – Complexity is O(NlogN) EMHW (Li et al., ’04) – Using exhaustive service matching, complexity is O(logN) Glauber dynamics work of Walrand et al., Srikant et al., Shah

Question? Can we have a scheduling algorithm which satisfies all the conditions: – Guaranteed 100% throughput – Low computation complexity, i.e., O(1) – Easy to implement in a distributed way

Randomized Scheduling Algorithm Notation – Neighbors: N(i, j) = {(i, j’) or (i’, j)} – Feasible schedule: If S ij (n) = 1, for any (k,l) in N(i,j), S kl (n) = 0 S ij (n) = 1S kl (n) = 0

Randomized Scheduling Algorithm S(n-1) is theschedule at time n-1 Randomly generate a feasible schedule H(n): – Pre-determined – Hamiltonian walk: It can be implemented in a distributed manner with a time complexity of O(1) S(n-1) H(n)

Randomized Scheduling Algorithm S(n) is generated following the rules: a) For (i, j) not in H(n), S ij (n) = S ij (n-1) b) For any (i, j) in H(n): – If (i, j) in S(n-1): S ij (n)=1, with probability p ij S ij (n)=0, with 1-p ij (p ij is a concave function of Q ij ) – If (i, j) not in S(n-1): If for any (k, l) in N(i, j), (k, l) was free – S ij (n)=1, with probability p ij – S ij (n)=0, with 1-p ij Else, S ij (n) = 0 S(n-1) H(n) Stay the same

Randomized Scheduling Algorithm Example S(n)H(n+1) For (1, 3): none of its neighbors was active S 13 (n+1) = 1, with P 13 S 13 (n+1) = 0, with 1-P 13 S 13 (n+1) = 1, in the example For (2, 1): it was in S(n-1) S 21 (n+1) = 1, with P 21 S 21 (n+1) = 0, with 1-P 21 S 21 (n+1) = 1, in the example For (3, 2): the same as (1, 3) S 32 (n+1) = 0, in the example S(n+1)

Intuitive Explanation When (i, j) is picked by H(n), and none of its neighbors was active in the previous slot, (i, j) can decide to be active or not with a probability. If (i, j) becomes active, all of its neighbors are blocked from being active. If we define the probability as a concave function of Q ij, longer queues have a higher probability to become active (and a lower probability to be blocked by short queues). The weight of active VOQs will be very close to the maximum after the system converges.

Intuitive Explanation Example A higher probability that the schedule is {(1,2), (2, 1)} Q 11 = 1 Q 12 = 10 Q 21 = 8 Q 22 = 2 p ij = log(Q ij ) / [1+ log(Q ij )] With p 11 = 0, S 11 = 1 With p 22 = 0.4, S 22 = 1 With p 12 = 0.7, S 12 = 1 With p 21 = 0.8, S 21 = 1

System Stability Sketch of proof of system stability – Define the state of the system as the schedule S(n) – S(n-1), S(n), S(n+1) is a Markov chain, and it is time reversible, which implies a product-form stationary distribution. – For any admissible Bernoulli arrival traffic, the weight of S(n) is always close to the maximum weight S*(n), after the system converges. – System can be proved to be stable.

DISQUO Scheduling Algorithm DISQUO is a distributed implementation for a buffered crossbar switch Advantages: – Totally distributed without message passing – Delay performance is very good Drawback: – N 2 crosspoint buffers are needed

Buffered Crossbar Switch Input scheduler and output scheduler can be independent, and thus distributed. Output N 1 2 N … Input 2 Input N … Output 1 Output 2 Input 1 … CB ij VOQ ij

DISQUO Scheduling Algorithm Distributed Implementation Example n = m+ n = m _ If crosspoint (i, j) is active, input i and output j have to serve this crosspoint buffer. Otherwise, they can randomly pick one to serve

DISQUO Scheduling Algorithm Distributed Implementation Example n = (m+1)+ n = (m+1) _ Inputs and outputs can learn each other’s decisions by observing the crosspoint buffer, so that they can keep the consistency of the schedule For input 1 and 2, they have to decide whether to keep (1, 2) and (2, 1) active based on P 12 and P 21. In the example, they both decide to become inactive. For input 3, it has to decide whether to make (3, 2) active with a probability P 33 In the example, it decides to become active.

Simulations Uniform traffic

Simulations Non-uniform traffic – Throughput of RR-RR under hotspot traffic is 85%.

Simulations Impact of switch size – Delay is almost independent of switch size.

Simulations Impact of buffer size – K=1 is sufficient

HELIOS Scheduling Algorithm HELIOS is a distributed algorithm for a hybrid optical/electrical switch. Advantages: – Easy implementation (DWDM optical fiber) – Totally distributed without message passing – Uses an optical fabric to reduce power consumption – Guarantees 100% throughput for any admissible traffic

Architecture Each input is equipped with a fast tunable laser as the transmitter, which can tune to different wavelengths.

Architecture Each output has a fixed wavelength receiver operating in a specific WDM channel.

Architecture The optical fabric is a broadcast-and-select fabric.

The Linecard Model λ-monitor is used to sense the channels, so that the inputs know which wavelengths are being used.

Implementation Example

Simulation Under Bernoulli i.i.d. traffic, the delay performance is poor compared to MWM. But if one slot time is only a few nanoseconds, the delay is still acceptable (i.e. < 10μs)

Simulation Under On-Off bursty traffic, with Pareto distribution (larger α means longer burst length). The delay performance is closer to MWM.

Summary We proposed a scheduling algorithm with a very low computation complexity The algorithm can be easily implemented is a distributed way for different switching architectures It can guarantee 100% throughput for any admissible traffic, and for some architectures it can provide very good delay performance

Thank you! Q&A