Presenting: Yaron Yagoda Kobi Cohen DSP SWITCH Digital Systems Laboratory WINTER-SPRING ‏2003 Supervisor: Isaschar Walter Characterization Presentation.

Slides:



Advertisements
Similar presentations
Computer Networks TCP/IP Protocol Suite.
Advertisements

Contents Overview Data Information Frame Format Protocol
1 Version 3 Module 8 Ethernet Switching. 2 Version 3 Ethernet Switching Ethernet is a shared media –One node can transmit data at a time More nodes increases.
Presented By Srinivas Sundaravaradan. MACH µ-Kernel system based on message passing Over 5000 cycles to transfer a short message Buffering IPC L3 Similar.
Semester Copyright USM EEE442 Computer Networks The Data Link / Network Layer Functions: Switching En. Mohd Nazri Mahmud MPhil (Cambridge, UK)
1 Performed By: Khaskin Luba Einhorn Raziel Einhorn Raziel Instructor: Rivkin Ina Spring 2004 Spring 2004 Virtex II-Pro Dynamical Test Application Part.
Chapter 2: Processes Topics –Processes –Threads –Process Scheduling –Inter Process Communication (IPC) Reference: Operating Systems Design and Implementation.
Network based System on Chip Final Presentation Part B Performed by: Medvedev Alexey Supervisor: Walter Isaschar (Zigmond) Winter-Spring 2006.
Network based System on Chip Students: Medvedev Alexey Shimon Ofir Supervisor: Walter Isaschar (Zigmond) Winter-Spring 2006.
Network based System on Chip Part A Performed by: Medvedev Alexey Supervisor: Walter Isaschar (Zigmond) Winter-Spring 2006.
CCNA 1 v3.1 Module 8 Review.
DSP Algorithm on System on Chip Performed by : Einat Tevel Supervisor : Isaschar Walter Accompanying engineers : Emilia Burlak, Golan Inbar Technion -
Presenting: Yaron Yagoda Kobi Cohen VERSITILE COMMUNICAION BETWEEN MULTI DSPS Digital Systems Laboratory Spring 2003 Supervisor: Isaschar Walter Final.
Project name: Interface of DSP to Peripherals of PC Supervisor: Broodney, Hen | Presenting: Yair Tshop Michael Behar בס " ד.
Midterm Tuesday October 23 Covers Chapters 3 through 6 - Buses, Clocks, Timing, Edge Triggering, Level Triggering - Cache Memory Systems - Internal Memory.
EE 4272Spring, 2003 Protocols & Architecture A Protocol Architecture is the layered structure of hardware & software that supports the exchange of data.
Presenting: Yaron Yagoda Kobi Cohen DSP SWITCH Digital Systems Laboratory Winter Supervisor: Isaschar Walter Mid-Term Presentation.
Reliable Data Storage using Reed Solomon Code Supervised by: Isaschar (Zigi) Walter Performed by: Ilan Rosenfeld, Moshe Karl Spring 2004 Midterm Presentation.
1 FINAL PRESENTATION PART A Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System architectures.
1 Mid-term Presentation Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System architectures.
The 6713 DSP Starter Kit (DSK) is a low-cost platform which lets customers evaluate and develop applications for the Texas Instruments C67X DSP family.
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
Sub- Nyquist Sampling System Hardware Implementation System Architecture Group – Shai & Yaron Data Transfer, System Integration and Debug Environment Part.
Copyright 2002, Marchany TCP/IP Review Randy Marchany VA Tech Computing Center Spring, 2001.
3/11/2002CSE Input/Output Input/Output Control Datapath Memory Processor Input Output Memory Input Output Network Control Datapath Processor.
CS 447 Networks and Data Communication
Simple Mail Transfer Protocol (SMTP)
XML Protocol for Manipulation and Control Elias Khoury Othman Kanj Final Presentation Supervisor: Mony Orbach הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת.
The MPC Parallel Computer Hardware, Low-level Protocols and Performances University P. & M. Curie (PARIS) LIP6 laboratory Olivier Glück.
Communication Networks Fourth Meeting. Types of Networks  What is a circuit network?  Two people are connected and allocated them their own physical.
1 The Internet and Networked Multimedia. 2 Layering  Internet protocols are designed to work in layers, with each layer building on the facilities provided.
Data and Computer Communications Chapter 10 – Circuit Switching and Packet Switching (Wide Area Networks)
Data and Computer Communications Circuit Switching and Packet Switching.
IBM OS/2 Warp Mike Storck Matt Kerster Mike Roe Patrick Caldwell.
Performed by: Yaron Recher & Shai Maylat Supervisor: Mr. Rolf Hilgendorf המעבדה למערכות ספרתיות מהירות הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל.
Data Logging Solution for Digital Signal Processors Brian Newberry Nekton Research, Inc. James M. Conrad University of North.
Application Block Diagram III. SOFTWARE PLATFORM Figure above shows a network protocol stack for a computer that connects to an Ethernet network and.
Queues, Pipes and Sockets. QUEUE A structure with a series of data elements with the first element waiting for an operation Used when an element is not.
Packet switching network Data is divided into packets. Transfer of information as payload in data packets Packets undergo random delays & possible loss.
Performed by:Yulia Turovski Lior Bar Lev Instructor: Mony Orbach המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.
Final Presentation Implementation of DSP Algorithm on SoC Student : Einat Tevel Supervisor : Isaschar Walter Accompanying engineer : Emilia Burlak The.
Fall 2000M.B. Ibáñez Lecture 25 I/O Systems. Fall 2000M.B. Ibáñez Categories of I/O Devices Human readable –used to communicate with the user –video display.
ACCESS CONTROL LIST.
MicroC/OS-II S O T R.  MicroC/OS-II (commonly termed as µC/OS- II or uC/OS-II), is the acronym for Micro-Controller Operating Systems Version 2.  It.
Chapter 13 – I/O Systems (Pgs ). Devices  Two conflicting properties A. Growing uniformity in interfaces (both h/w and s/w): e.g., USB, TWAIN.
Serial Communication Analyzer Company Name: Digital laboratory Presenter Name: Igal Kogan Alexander Rekhelis Instructor: Hen Broodney Semester:Winter/Spring.
Presenting: Yaron Yagoda Kobi Cohen DSP SWITCH Digital Systems Laboratory Winter Supervisor: Isaschar Walter Semester A final Presentation.
Department of Electronic Engineering City University of Hong Kong EE3900 Computer Networks Protocols and Architecture Slide 1 Use of Standard Protocols.
Mapping IP Addresses to Hardware Addresses Chapter 5.
Performed by:Gidi Getter, Shir Borenstein Supervised by:Ina Rivkin המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.
Protocol Layering Chapter 11.
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
1 Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Instructor: Evgeny Fiksman Students: Meir.
1 Performed by: Kobi Cohen,Yaron Yagoda Instructor: Zigi Walter המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.
Performed by: Yarovoy Boris Dubossarsky Maxim Instructor: Michael Itzkovitz המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון.
Performed by: Lior Raviv & Zohar koritzki Instructor: Reuven Nisar הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל Technion - Israel institute of technology.
Sub- Nyquist Sampling System Hardware Implementation System Architecture Group – Shai & Yaron Data Transfer, System Integration and Debug Environment Part.
CS 5991 Presentation Ptolemy: A Framework For Simulating and Prototyping Heterogeneous Systems.
Network On Chip Cache Coherency Final presentation – Part A Students: Zemer Tzach Kalifon Ethan Kalifon Ethan Instructor: Walter Isaschar Instructor: Walter.
Channels. Models for Communications Synchronous communications – E.g. Telephone call Asynchronous communications – E.g. .
Performed by: Jonathan Silber Itzik Ben-Shushan Instructor: Isaschar walter המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון.
Final Presentation Smart-Home Smart-Switch using Arduino
Network Layer Protocols COMP 3270 Computer Networks Computing Science Thompson Rivers University.
Packets & Routing Lower OSI layers (1-3) concerned with packets and the network Packets carry data independently through the network, and into other networks…
Input/Output.
8237 DMA CONTROLLER.
8237 DMA CONTROLLER.
Presentation transcript:

Presenting: Yaron Yagoda Kobi Cohen DSP SWITCH Digital Systems Laboratory WINTER-SPRING ‏2003 Supervisor: Isaschar Walter Characterization Presentation

System Properties A Communication Center for 4 DSPs (8 McBSP ports). Transfer rate of 142 Mbit per second.

Block Diagram Router Communication Unit Communication Unit Communication Unit Communication Unit Matrix

The Matrix(Reloaded) FIFO Block Controller Block Controller Block Controller Block Controller

Control Word SourceTargetNum wordsIndexNum of blocksOffset Source- The address of the sender. Target- The address of the target. Num words- Number of words in the block. Index-The number of block in the message. Num of blocks-The total blocks in the message. Offset-The offset in the DSP memory. 4 bits 8 bits4 bits 8 bits

After checking the priority of the port, the router checks if there is enough space in the FIFO with the highest priority possible and if there is no room it moves to the next one… In case the amount of words that sends is more than the amount of words in the emptiest FIFO it sends how many words can be received. FIFO Decision

There are 4 degrees of priority,one for each of the 4 FIFOS. The highest is 0 and the lowest is 3. The priority is determined by the PC user. Each port is allowed to write to a FIFO which is equal or higher than it’s priority. Priority

DSP sends control word Priority Check FIFO Decision Router send OK wordRouter send WAIT word Enough space in FIFO? Yes No Data Receive Flow Send amount of words can be accepted Limited Space

Future Schedule Communication in 32 bit McBSP. Implementation of the upper protocol using CCS. Implementation of the Matrix. Implementation of the router. Driver and GUI.