- 1 - Interconnect modeling for multi-GHz clock network Special interconnect structure –Wires highly optimized with VDD/GND shields –Wide lines split into.

Slides:



Advertisements
Similar presentations
Series RLC Network An example on how to solve for A 1 and A 2.
Advertisements

Transmission Line Network For Multi-GHz Clock Distribution Hongyu Chen and Chung-Kuan Cheng Department of Computer Science and Engineering, University.
EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
CSE245: Computer-Aided Circuit Simulation and Verification Lecture Note 2: State Equations Prof. Chung-Kuan Cheng 1.
Chapter 5 Interconnect RLC Model n Efficient capacitance model Efficient inductance model Efficient inductance model RC and RLC circuit model generation.
IC Interconnect Modeling Dr. Paul Van Halen PROBLEM  Resistive, capacitive and inductive effects in circuit interconnect.
The Wire Scaling has seen wire delays become a major concern whereas in previous technology nodes they were not even a secondary design issue. Wire parasitic.
Chess Review May 10, 2004 Berkeley, CA Platform-based Design for Mixed Analog-Digital Designs Fernando De Bernardinis, Yanmei Li, Alberto Sangiovanni-Vincentelli.
Off-chip Decoupling Capacitor Allocation for Chip Package Co-Design Hao Yu Berkeley Design Chunta Chu and Lei He EE Department.
UCSD CSE245 Notes -- Spring 2006 CSE245: Computer-Aided Circuit Simulation and Verification Lecture Notes Spring 2006 Prof. Chung-Kuan Cheng.
Platform-based Design for Mixed Analog-Digital Designs Fernando De Bernardinis, Yanmei Li, Alberto Sangiovanni-Vincentelli May 10, 2004 Analog Platform.
Feb 14 th 2005University of Utah1 Microarchitectural Wire Management for Performance and Power in Partitioned Architectures Rajeev Balasubramonian Naveen.
Digital Circuit Implementation. Wafers and Chips  Integrated circuit (IC) chips are manufactured on silicon wafers  Transistors are placed on the wafers.
Types of Networks. TYPES OF NETWORKS There are three types of networks LOCAL AREA NETWORK METROPOLITAN AREA NETWORK WIDE AREA NETWORK.
INDUCTANCE. When the current in a loop if wire changes with time, an emf is induced in the loop according to Faraday’s law. The self- induced emf is Ɛ.
2013 DAC Designer/User Track Presentation Inductor Design for Global Resonant Clock Distribution in a 28-nm CMOS Processor Visvesh Sathe 3, Padelis Papadopoulos.
Rotating Generators and Faraday’s Law 0 For N loops of wire.
TLC: Transmission Line Caches Brad Beckmann David Wood Multifacet Project University of Wisconsin-Madison 12/3/03.
On-Chip Inductance Extraction - Concept & Formulae – 2002
CSE245: Computer-Aided Circuit Simulation and Verification Lecture Note 2: State Equations Prof. Chung-Kuan Cheng.
Alec Stanculescu, Fintronic USA Alex Zamfirescu, ASC MAPLD 2004 September 8-10, Design Verification Method for.
Chalmers University of Technology FlexSoC Seminar Series – Page 1 Power Estimation FlexSoc Seminar Series – Daniel Eckerbert
Determining the Optimal Process Technology for Performance- Constrained Circuits Michael Boyer & Sudeep Ghosh ECE 563: Introduction to VLSI December 5.
Research on Analysis and Physical Synthesis Chung-Kuan Cheng CSE Department UC San Diego
Powerful Products for Communications Power Supply Development Electrical and Mechanical Simulation Missing Links Lorenzo Cividino.
Multiplication Facts. 1 x3 3 Think Fast… 2 x4 8.
1 Interconnect and Packaging Lecture 8: Clock Meshes and Shunts Chung-Kuan Cheng UC San Diego.
Integrated Placement and Skew Optimization for Rotary Clocking A paper by: Ganesh Venkataraman, Student Member, IEEE, Jiang Hu, Member, IEEE, and Frank.
EE141 © Digital Integrated Circuits 2nd Wires 1 Digital Integrated Circuits A Design Perspective The Interconnect Jan M. Rabaey Anantha Chandrakasan Borivoje.
In-network cache coherence MICRO’2006 Noel Eisley et.al, Princeton Univ. Presented by PAK, EUNJI.
IPC Power Distribution Considerations A predominately important factor that should be considered in the design of a printed board is power distribution.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 1: September 7, 2011 Introduction and.
Introduction to CST MWS
System-level power analysis and estimation September 20, 2006 Chong-Min Kyung.
802.5 Token-Ring Networks: Topology An alternative to Ethernet LANs Physical Layer Topology: Ring –Stations connected in a loop –Signals go in only.
Feb 14 th 2005University of Utah1 Microarchitectural Wire Management for Performance and Power in Partitioned Architectures Rajeev Balasubramonian Naveen.
Distributed Computation: Circuit Simulation CK Cheng UC San Diego
S A N T A C L A R A U N I V E R S I T Y Center for Nanostructures September 25, 2003 On-Chip Interconnects in Sub-100nm Circuits Sang-Pil Sim Sunil Yu.
Power Integrity Test and Verification CK Cheng UC San Diego 1.
CSE245: Computer-Aided Circuit Simulation and Verification Lecture Note 2: State Equations Spring 2010 Prof. Chung-Kuan Cheng.
Background 2 Outline 3 Scopus publications 4 Goal and a signal model 5Harmonic signal parameters estimation.
Inductance Screening and Inductance Matrix Sparsification 1.
Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits Yehea I. Ismail and Eby G. Friedman, Fellow, IEEE.
Lecture 20: Review – ENG17 ENG17 (Sec. 2): Circuits I Spring June 5, 2014.
On-Chip Inductance Extraction - Concept & Formulae – 2002
EE 201C Homework 1 Zhuo Jia
Worst Case Crosstalk Noise for Nonswitching Victims in High-Speed Buses Jun Chen and Lei He.
Induction and Inductance
An example on how to solve for A1 and A2
Unit - 5 Analog and Digital Instruments. Digital Voltmeter (DVM) Used to measure the ac and dc voltages and displays the result in digital form. Types:
EE201C Chapter 3 Interconnect RLC Modeling
Injection Locked Clocking with Ring Oscillators
STATIC TIMING ANALYSIS, CROSS TALK AND NOISE
CSE245: Computer-Aided Circuit Simulation and Verification
Chapter 3b Static Noise Analysis
التعلم بالإكتشاف المراجع:
G.PULLAIAH COLLEGE OF ENGINEERING & TECHNOLOGY
Multiplication Facts.
Inductance Screening and Inductance Matrix Sparsification
Analog and Digital Instruments
Wire Indctance Consequences of on-chip inductance include:
ELECTRICAL CIRCUITS AND CONSTRUCTIONS An electrical circuit is a network consisting of a closed loop, giving a return path for the current 2.
Clockless Logic: Asynchronous Pipelines
EE 201C Homework 1 Zhuo Jia
EE 201C Homework 1 Fang Gong
EE 201C Homework 1 Fang Gong
EE 201C Homework 1 Fang Gong
Practice Geometry Practice
AC current.
Chapter 30 Induction and Inductance
Presentation transcript:

- 1 - Interconnect modeling for multi-GHz clock network Special interconnect structure –Wires highly optimized with VDD/GND shields –Wide lines split into multiple fingers interspersed with shield to suppress inductive ringing Efficient models needed for fast optimization and physical design exploration High frequency effects including inductance need to be captured for multi-GHz design

- 2 - Loop-based interconnect model Entire signal and return loops represented by a single RLC ladder circuit with effective R loop and L loop. Loop RL calculated from analytical equations based on geometry and frequency Proximity effects are captured Proximity Effects R loop L loop C/2 C …… VDDGNDVDDGNDVDDGNDVDDGND Interconnect ModelModel Verification

- 3 - Interconnect Optimization Interconnect geometry optimization possible based on developed analytical models This methodology greatly reduces simulation complexity at the same time maintains good accuracy Details will be presented in CICC’02, May 2002.