CENG 241 Digital Design 1 Lecture 9 Amirali Baniasadi

Slides:



Advertisements
Similar presentations
CENG 241 Digital Design 1 Lecture 11
Advertisements

Chapter 6 -- Introduction to Sequential Devices. The Sequential Circuit Model Figure 6.1.
CENG 241 Digital Design 1 Lecture 8 Amirali Baniasadi
Sequential Logic Latches and Flip-Flops. Sequential Logic Circuits The output of sequential logic circuits depends on the past history of the state of.
Princess Sumaya University
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Synchronous Sequential Logic
Digital Electronics Chapter 5 Synchronous Sequential Logic.
Multiplexors Sequential Circuits and Finite State Machines Prof. Sin-Min Lee Department of Computer Science.
Sequential logic circuits. 2 Outline Sequential Circuit Models –Asynchronous –Synchronous Latches Flip-Flops.
Sequential Logic Latches & Flip-flops
1 Lecture 23 More Sequential Circuits Analysis. 2 Analysis of Combinational Vs. Sequential Circuits °Combinational : Boolean Equations Truth Table Output.
ECE 331 – Digital System Design Introduction to and Analysis of Sequential Logic Circuits (Lecture #20) The slides included herein were taken from the.
ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.
EECC341 - Shaaban #1 Lec # 14 Winter Clocked Synchronous State-Machines Such machines have the characteristics: –Sequential circuits designed.
Sequential Circuit Design
CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.
Unit 11 Latches and Flip-Flops Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh.
Digital Logic Design CHAPTER 5 Sequential Logic. 2 Sequential Circuits Combinational circuits – The outputs are entirely dependent on the current inputs.
BY: TRAVIS HOOVER 2/22/2011 CS 147 DR. LEE JK flip-flops.
D Flip-Flops Objectives
ETE Digital Electronics
Instructor: Alexander Stoytchev CprE 281: Digital Logic.
ECE 331 – Digital Systems Design Sequential Logic Circuits: FSM Design (Lecture #20)
Flip-flops. Outline  Edge-Triggered Flip-flops  S-R Flip-flop  D Flip-flop  J-K Flip-flop  T Flip-flop  Asynchronous Inputs.
1 Chapter 5 Synchronous Sequential Logic 5-1 Sequential Circuits Every digital system is likely to have combinational circuits, most systems encountered.
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T =
Rabie A. Ramadan Lecture 2
Synchronous Sequential Logic Part I
Chap 4. Sequential Circuits
Synchronous Sequential Logic Chapter 5. Digital Circuits Sequential Circuits Combinational circuits contains no memory elements the outputs depends.
Chap 4. Sequential Circuits
Sequential Circuits. Two primary differences between combinational circuits and sequential circuits –Sequential circuits are synchronous (use a clock)
CENG 241 Digital Design 1 Lecture 10 Amirali Baniasadi
Unit 11 Latches and Flip-Flops Fundamentals of Logic Design By Roth and Kinney.
Sequential Logic Combinatorial components: the output values are computed only from their present input values. Sequential components: their output values.
Topic: Sequential Circuit Course: Logic Design Slide no. 1 Chapter #6: Sequential Logic Design.
Boolean Algebra and Logic Gates 1 Computer Engineering (Logic Circuits) Lec. # 10 (Sequential Logic Circuit) Dr. Tamer Samy Gaafar Dept. of Computer &
Digital Circuits State Reduction and Assignment State Reduction reductions on the number of flip-flops and the number of gates a reduction in the.
Instructor: Alexander Stoytchev Presented by: Mohamed Selim (PhD Student) TA for Cpr E 281 CprE 281: Digital.
1 Synchronous Sequential Logic Sequential Circuits Every digital system is likely to have combinational circuits, most systems encountered in practice.
Princess Sumaya University
C HAPTER F IVE S YNCHRONOUS S EQUENTIAL L OGIC 1.
Sequential logic circuits
Synchronous Sequential Logic Part I
5 Chapter Synchronous Sequential Circuits 1. Logic Circuits- Review 2 Logic Circuits Sequential Circuits Combinational Circuits Consists of logic gates.
Sahar Mosleh PageCalifornia State University San Marcos 1 More on Flip Flop State Table and State Diagram.
CENG 241 Digital Design 1 Lecture 7 Amirali Baniasadi
Instructor: Alexander Stoytchev CprE 281: Digital Logic.
EEE 301 DIGITAL ELECTRONICS
©2010 Cengage Learning SLIDES FOR CHAPTER 11 LATCHES AND FLIP-FLOPS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This.
UNIT 11 LATCHES AND FLIP-FLOPS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter in the book includes: Objectives.
Digital Design: With an Introduction to the Verilog HDL, 5e M. Morris Mano Michael D. Ciletti Copyright ©2013 by Pearson Education, Inc. All rights reserved.
1 Lecture #15 EGR 277 – Digital Logic Reading Assignment: Chapter 5 in Digital Design, 3 rd Edition by Mano Example: (Problem 5-17 from Digital Design,
Synchronous Sequential Logic
FIGURE 5.1 Block diagram of sequential circuit
Digital Design Lecture 9
Synchronous Sequential Circuits
CISE204: Design of Digital Systems Lecture 18 : Sequential Circuits
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T.
Princess Sumaya University
CENG 241 Digital Design 1 Lecture 11
Chapter 5 Synchronous Sequential Logic 5-1 Sequential Circuits
Synchronous Sequential Circuits
Instructor: Alexander Stoytchev
Synchronous Sequential Logic
Synchronous sequential
Synchronous Sequential
Instructor: Alexander Stoytchev
Presentation transcript:

CENG 241 Digital Design 1 Lecture 9 Amirali Baniasadi

2 This Lecture zReview of last lecture zJK, T Flip-Flops zDirect Inputs, Analysis of Clocked Sequential Circuits

3 Graphic Symbols

4 Other Flip-Flops zEach flip-flop is made of interconnection of gates. zThe edge-triggered D flip-flop is the most efficient flip-flop since it requires the least number of gates. zOther flip-flops are made using the D flip-flop and extra logic. zTwo flip-flops widely used are the JK and T flip-flop.

5 JK Flip-Flop zThree flip-flop operations: Set, Reset, Complement output. zJK performs all three

6 D = JQ’ + K’Q if J=1, K=0 then D=Q’+Q=1 if J=0, K=1 then D=0 if j =1, K=1 then D = Q’ JK Flip-Flop

7 T Flip-Flop T (Toggle) flip-flop is a complementing one. T flip-flop is obtained from a JK when inputs J and K are tied together.

8 T Flip-Flop If T=0 ( J=K=0) output does not change. If T=1 ( J=K=1) output is complemented. A T flip-flop can also be made of D flip-flop and a XOR. D = T XOR Q = TQ’ + T’Q

9 Characteristic Tables zJK Flip-flop zJ K Q(t+1) z0 0 Q(t) No change z0 1 0 Reset z1 0 1 Set z1 1 Q’(t) Complement

10 Characteristic Tables zD Flip-flop zD Q(t+1) z0 0 Reset z1 1 Set zT Flip-flop zT Q(t+1) z0 Q(t) No change z1 Q’(t) Complement

11 Direct Inputs Some flip-flops have asynchronous inputs to force the flip-flop to a particular state. Examples: Direct Set, Direct Reset. The input that sets the flip-flop to 1 is called preset or direct set. The input that clears the flip-flop to 0 is called clear or direct reset. Works independent of clock.

12 Direct Inputs: Asynchronous Reset When reset is 0, Q’ is forced to 1.

13 zAnalysis: Obtaining a table/diagram for the time sequence of inputs/outputs/internal states. zExamples: State Equations, State Table, State Diagram Analysis of Clocked Sequential Circuits

14 Analysis of Clocked Sequential Circuits Example of state equation: A(t+1) = A(t)x(t) + B(t)x(t) B(t+1) = A’(t)x(t) A(t+1)=Ax+Bx B(t+1)=A’x y(t)=(A(t)+B(t)).x’(t) = (A+B)x’

15 Example of state tables zPresent state input Next State Output zA B x A B y z z z z z z z z State equation: A(t+1) = A(t)x(t) + B(t)x(t) B(t+1) = A’(t)x(t) y(t)=(A(t)+B(t)).x’(t)

16 Example of state tables-2nd form zPresent state Next State Output z x=0 x=1 x=0 x=1 zAB AB AB y y z z z z State equation: A(t+1) = A(t)x(t) + B(t)x(t) B(t+1) = A’(t)x(t) y(t)=(A(t)+B(t)).x’(t)

17 Example of state diagram Present state Next State Output x=0 x=1 x=0 x=1 AB AB AB y y

18 Analysis- D flip-flop

19 Analysis: JK flip-flop J A =B K A =Bx’ J B =x’ K B =A’x+Ax’

20 Analysis: JK flip-flop A(t+1)=JA’+K’A B(t+1)=JB’+K’B A(t+1)=BA’+(Bx’)’A=A’B+AB’+Ax B(t+1)=x’B’+(A XOR x’)B =B’x’+ABx+A’Bx’

21 Analysis: JK flip-flop Present state input Next State A B x A B

22 Analysis: T flip-flop Q(t+1)=T’Q+TQ’ T A =Bx T B =x y=AB A(t+1)=(Bx)’A+(Bx)A’ =AB’+Ax’+A’Bx B(t+1)=x XOR B

23 Summary zAnalysis zReading up to page 214