SVT TDR meeting – March 30, 2012 List of peripheral blocks for SVT strip readout chips.

Slides:

Advertisements

Similar presentations

Georgia Tech Digital Back-end µHRG interface Curtis Mayberry School of Electrical and Computer Engineering Georgia Institute of Technology January 13 th,

Advertisements

1 500cm 83cm 248cm TPC DETECTOR 88us 1MIP = 4.8 fC = 3 x10 4 e Dynamic : 30 MIP S / N = 30:1 1MIP = 4.8 fC = 3 x10 4 e Dynamic : 30 MIP S / N = 30:1 LATERAL.

Data Acquisition ET 228 Chapter

S. Veneziano, Lecce 21 February 2002 RPC readout and trigger electronics status Lecce 21/02/2002.

SPI Serial Peripheral Interface. SPI Serial Peripheral Interface is communication between two devices, one bit at a time sequential one bit at time over.

SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.

HCC Analog Monitor HCC Design Review April 24, 2014 Mitch Newcomer Nandor Dressnandt Aditya Narayan Amogh Halergi Dawei Zhang* * Original design work

Oscilloscope Watch Teardown. Agenda History and General overview Hardware design: – Block diagram and general overview – Choice of the microcontroller.

Chapter 2 Introduction to Digital Concepts. Analog Representation Voltage, current, movement.

Analog-to-Digital Converters Lecture L11.2 Section 11.3.

HT46 A/D Type MCU Series Data Memory (Byte) Program Memory HT46R22 (OTP) HT46C22 (Mask) 2Kx Kx16 4Kx HT46R23 (OTP) HT46C23 (Mask) HT46R24.

David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.

Power Distribution Studies at Fermilab Aida Todri, FNAL ATLAS/CMS Power WG Meeting March 31 st, 2010.

Time Division Multiplexing School of Physics and Astronomy Department of Particle Physics Elissavet Papadima 29/5/2014.

Todd Moore for the DES CollaborationPS TalkJune 13 th, DES DHE CRATE SYSTEM MANAGEMENT & CONTROL Todd Moore University of Illinois, at Urbana-Champaign.

MEDIPIX3 TESTING STATUS R. Ballabriga and X. Llopart.

Mathieu Goffe EUDET JRA1 meeting, DESY Wednesday 30 January 2008 IPHC, 23 rue du Loess BP 28, 67037, Strasbourg Cedex 02, France.

Mass production testing of the front-end ASICs for the ALICE SDD system L. Toscano a, R. Arteche Diaz b,d, S. Di Liberto b, M.I. Martínez a,c, S.Martoiu.

Phase-1 Padring. i PHC Phase 1 Padring 2 03/04/2008 Padring Overview µm Several Blocs :  JTAG pads  Digital Control.

Understanding Data Acquisition System for N- XYTER.

Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.

CaRIBOu Hardware Design and Status

Phase-1 Design. i PHC Phase /04/2008 System Overview Clock, JTAG, sync marker and power supply connections Digital output.

Front End Circuit.. CZT FRONT END ELECTRONICS INTERFACE CZTASIC FRONT END ELECTRONICS TO PROCESSING ELECTRONICS -500 V BIAS+/-2V +/-15V I/O signal.

Specifications & motivation 2  Lowering integration time would significantly reduce background  Lowering power would significantly reduce material budget.

Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.

Xiangming Sun1PXL Sensor and RDO review – 06/23/2010 STAR XIANGMING SUN LAWRENCE BERKELEY NATIONAL LAB Firmware and Software Architecture for PIXEL L.

J. Crooks STFC Rutherford Appleton Laboratory

Common ATLAS/CMS Electronics Workshop March, 2007 W. Dabrowski Atlas ABCNext/SiGe W. Dabrowski Faculty of Physics and Applied Computer Science AGH.

A. Ranieri / RPC-CMS Pre-loaded profile Synchronization & Control Board (SCB) The RPC electronics will consist of the FE board plus the Synchronization.

FE-I4 Test Setup Hardware Needs: Boards & Interfaces March 1 st 2010, Marlon Barbero.

Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.

Test of the MAPS add-on board S. Amar-Youcef, M. Deveaux, D. Doering, C. Müntz, S. Seddiki, P. Scharrer, Ch. Schrader, J. Stroth, T. Tischler.

ClicPix ideas and a first specification draft P. Valerio.

RD53 IP WG 1 Jorgen Christiansen / PH-ESE. IP WG agenda General Issues IP block matrix (no recent changes) General schedule Specifications of IP blocks.

BTeV Hybrid Pixels David Christian Fermilab July 10, 2006.

ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012

FEC electronicsRD-51 mini week, CERN, Sept Towards the scalable readout system: FEC electronics for APV25, AFTER and Timepix J.

Sensor testing and validation plans for Phase-1 and Ultimate IPHC_HFT 06/15/ LG1.

BTeV in PHENIX: Pixel Readout Chip Basics David Christian Fermilab December 5, 2005.

DOM Main PCB Testing Gerald Przybylski October 23, 2002 Lawrence Berkeley National Laboratory.

TIMELINE FOR PRODUCTION 2  Need to be ready for production end next year  => submission of final mask set ~September 2015  Would like one more iteration.

Motivation for 65nm CMOS technology

ILD/ECAL MEETING 2014, 東京大学, JAPAN

High Speed Digital Systems Lab Spring/Winter 2010 Project definition Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of an A/D.

QIE10 development Nov. 7, 2011: The first full-chip prototype was submitted to MOSIS. Output is 2-bit exponent (four ranges) and 6-bit mantissa (non-linear.

DESIGN CONSTRAINTS AND MICRO SELECTION PRESENTED BY: JACKSON MCCORMICK Acoustic Storm Interweaving the impressive visual power of electricity and the visceral.

TGC electronics meeting at CERN June/ Status of ASIC development for TGC electronics PP SLB Hi-pT JRC PPE SSW-rx VME protocol Chikara Fukunaga TGC.

Marc R. StockmeierDCS-meeting, CERN DCS status ● DCS overview ● Implementation ● Examples – DCS board.

ZHULANOV Vladimir Budker Institute of Nuclear Physics Novosibirsk, Russia Beijing

Electronic System Design GroupInstrumentation DepartmentR. Halsall, S. Taghavirad et alRutherford Appleton Laboratory5 March 2003 CMS Tracker FED Firmware.

H. Krüger, , DEPFET Workshop, Heidelberg1 System and DHP Development Module overview Data rates DHP function blocks Module layout Ideas & open questions.

BUILDING BLOCKS designed at IPHC in TOWER JAZZ CMOS Image Sensor 0.18 µm process Isabelle Valin on behalf of IPHC-PICSEL group.

Data Handling Processor v0.1 Preliminary Test Results - August 2010 Tomasz Hemperek.

EE140 Final Project Members: Jason Su Roberto Bandeira Wenpeng Wang.

Tomasz Hemperek, STATUS OF DHPT 1.0 PXD/SVD Workshop 5 th February 2013.

MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.

Serial Communication Buses: I2C and SPI

ECAL Front-end development

Data Handling Processor v0.1 First Test Results

Firmware Structure Alireza Kokabi Mohsen Khakzad Friday 9 October 2015

Peripheral IP blocks per chip “Superstrip”

Introduction to Microprocessors and Microcontrollers

University of Illinois, at Urbana-Champaign

1 Gbit/s Serial Link 1 Gbit/s Data Link Using Multi Level Signalling

ADC, DAC, and Sensor Interfacing

Analog-to-Digital Converters

Rad-Hard Telemetry and Telecommand IC suitable for RIU, RTU and ICU Satellite Subsystems 18/06/2018 (11:20 – 11:45) 7th International Workshop on Analogue.

Jean-Francois Genat – Herve Grabas Mary Heinz – Eric Oberla

TPC Electronics Meeting, 13/01/05 Carmen González Gutiérrez

Presentation transcript:

SVT TDR meeting – March 30, 2012 List of peripheral blocks for SVT strip readout chips

SVT TDR meeting – March 30, 2012  Voltage regulator Shunt LDO (Valencia, Pavia/Bergamo)  Bandgap voltage reference (Valencia, Pavia/Bergamo)  Temperature sensor (Milano)  Voltage and current references for analog and digital (Valencia, Pavia/Bergamo)  Registers (chip configuration storing) (Pisa)  Monitoring ADC (Milano, Valencia, Pavia/Bergamo)  Biasing DACs (Threshold, Calibration,…) (Milano, Valencia, Pavia/Bergamo)  Pulse injector (Pavia/Bergamo)

SVT TDR meeting – March 30, 2012  Voltage buffers (Milano, Pavia/Bergamo)  I/O PADs (LVDS to CMOS, CMOS to LVDS) (Pavia/Bergamo, Pisa)  PLL (200 MHz clocks) (Pisa, Bologna)  Frequency dividers (Pisa, Bologna)  I2C, JTAG protocol interface (Bologna, Pisa)  Output serializer (Bologna, Pisa)