Gelu M. Nita NJIT. OUTADATED Noise Diode Control Day/Night Attn. Ctrl. Solar Burst Attn. Ctrl. V/H RF Power Out Attn. Ctrl. Temperature Sensors OUTADATED.

Slides:



Advertisements
Similar presentations
Hardware Integration of the Prototype Wes Grammer NRAO September 24-26, 2012EOVSA Prototype Review1.
Advertisements

HARDWARE Rashedul Hasan..
NIDays 2007 Worldwide Virtual Instrumentation Conference
Supervisory Control & Data Acquisition DAQ Networking.
StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.
Sundance Multiprocessor Technology SMT702 + SMT712.
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
Gelu M. Nita NJIT. Noise Diode Control Day/Night Attn. Ctrl. Solar Burst Attn. Ctrl. V/H RF Power Out Attn. Ctrl. Temperature Sensors.
Using an FPGA to Control the Protection of National Security and Sailor Lives at Sea Brenda G. Martinez, Undergraduate Student K.L. Butler-Purry, Ph.D.,
Test of LLRF at SPARC Marco Bellaveglia INFN – LNF Reporting for:
Offering the freedom to design solutions Sundance PXIe Solution.
Development of a Flexible Platform for Real-time Hybrid Simulation Oya Mercan, Ph.D Assistant Professor, University of Toronto Quake Summit 2012 July 9-12,
Presents The Silver Family An Integrated Approach to Processors, Data Communication and Head End Integration.
Gelu M. Nita NJIT. Noise Diode Control Day/Night Attn. Ctrl. Solar Burst Attn. Ctrl. V/H RF Power Out Attn. Ctrl. Temperature Sensors.
STARLight PDR 3 Oct ‘01I.1 Miller STARLight Control Module Design Ryan Miller STARLight Electrical Engineer (734)
Travis Reed Todd Hummel Kwan-Truc. Concept USB 1.1 SPI b.
Department of Electrical and Computer Engineering Texas A&M University College Station, TX Abstract 4-Level Elevator Controller Lessons Learned.
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
Technion Digital Lab Project Xilinx ML310 board based on VirtexII-PRO programmable device Students: Tsimerman Igor Firdman Leonid Firdman Leonid.
CR1000s are only one part of a data acquisition system. To get good data, suitable sensors and a reliable data retrieval method are required. A failure.
Aztec PC Scope Preliminary Design Review Fall 2006 Michael MasonJed Brown Andrew YoungsJosh Price.
Aztec PC Oscilloscope Michael Mason Jed Brown Josh Price Andrew Youngs.
CR1000s are only one part of a data acquisition system. To get good data, suitable sensors and a reliable data retrieval method are required. A failure.
EtherCAT (Beckhoff) for advanced LIGO
EOVSA PROJECT REVIEW: MONITOR & CONTROL SYSTEM Gelu Nita NJIT SEPTEMBER 2012 EOVSA PROJECT REVIEW MEETING 1.
The Interface Solution Experts Intrinsically Safe Design, TCM installs in: Class I, II, & III Div 1 and 2 (Zones 0/1 & 2) Up to 32 Channels.
System Architecture A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Hyong-Youb Kim, Paul Willmann, Dr. Scott Rixner Rice.
Introduction to the Raw Handheld Board Jason Miller, David Wentzlaff, Nathan Shnidman.
PCI/104 Explanation and Uses in Test Program Set Development.
1 Sutron Corporation ModBusLink Plus sutron.com ModBusLink Plus.
Dale E. Gary Professor, Physics, Center for Solar-Terrestrial Research New Jersey Institute of Technology 1 09/24/2012Prototype Review Meeting.
ESTeem Training Class ESTeem Overview. ESTeem Product Categories Licensed Serial – Long Range Application – Exclusive Use of FCC Frequency – PLC Emulation.
© Copyright Xilinx 2004 All Rights Reserved 9 November, 2004 XUP Virtex-II Pro Development System.
NetBurner MOD 5282 Network Development Kit MCF 5282 Integrated ColdFire 32 bit Microcontoller 2 DB-9 connectors for serial I/O supports: RS-232, RS-485,
Page 1 ADAM-6000 Web-enabled Smart I/O Γιάννης Στάβαρης Technical Manager Ιούνιος 26, 2007.
Final Project Review – 4/10/2008 Al Mukmin Judson Ryckman Miguel Roncal Paul Otto Walter Thorn.
Copyright 2001 ACS-Tech80 1 ACS-Tech 80, Inc. SPiiPlus Control Module Overview.
Multimedia & Communications ATMEL Bluetooth Background information on Bluetooth technology ATMEL implementation of Bluetooth spec.
Organization of a computer: The motherboard and its components.
Data Acquisition Data acquisition (DAQ) basics Connecting Signals Simple DAQ application Computer DAQ Device Terminal Block Cable Sensors.
Micro-Research Finland Oy Timing System with Two-Way Signaling cRIO-EVR Jukka Pietarinen EPICS Meeting Padova October 2008.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Disc Thickness Measurement System. NI Based Measurement System NI Channel, 100 kS/s, 16-bit, ±10 V Simultaneous Sampling Analog Input Module.
Experience Running Embedded EPICS on NI CompactRIO Eric Björklund Dolores Baros Scott Baily.
1 April 29, 1999 ZENO DATALOGGER Texas Natural Resource Conservation Commission.
ATtiny23131 A SEMINAR ON AVR MICROCONTROLLER ATtiny2313.
EOVSA STATE FRAME ASSEMBLY, DISTRIBUTION, AND SYNCHRONIZATION Gelu Nita NJIT MARCH 2012 EOVSA PDR MEETING 1.
Embedded Network Interface (ENI). What is ENI? Embedded Network Interface Originally called DPO (Digital Product Option) card Printer without network.
This material exempt per Department of Commerce license exception TSU Xilinx On-Chip Debug.
1. EPICS IOC on CompactRIO EPICS Collaboration Meeting Fall 2011.
Connecting EPICS with Easily Reconfigurable I/O Hardware EPICS Collaboration Meeting Fall 2011.
CIMON TOUCH KDT SYSTEMS Introduction  Excellent Durability  The mobile CPU of the TOUCH gives excellent durability under industrial environment.
Hardware Introduction – Standard vs Q.i
High Speed Digital Systems Lab Spring/Winter 2010 Project definition Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of an A/D.
ECE 554 Miniproject Spring
Compute Node Tutorial(2) Agenda Introduce to RocketIO How to build a optical link connection Backplane and cross link communications How to.
CompactRIO System in Operation at GSI National Centre for Nuclear Research, Poland FP7 FutureJet PANDA Target TDR Meeting November 3 rd +4 th, Arkadiusz.
PXI and PXIe for Real-Time Applications
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
9530 T IMING C ONTROL U NIT Features TCU-1 Key Features 250ps timing resolution with < 50ps jitter 8 independent outputs with full individual programming.
Lesson 1 PLC BASICS. PLC Definition  Programmable Logic Controllers are industrial computers that control machine and other applications.  PLC have.
Intro to USB-6009 DAQ.
CWNC Trojanators System Components
Disc Thickness Measurement System
Group Manager – PXI™/VXI Software
NI-sbRIO BASED PLATFORM FOR REAL TIME SPECTROSCOPY
TORQUE MEASURMENT.
Front-end electronic system for large area photomultipliers readout
הודעות ריענון מהיר והרחבות דגימת אות Low-Level
Presentation transcript:

Gelu M. Nita NJIT

OUTADATED

Noise Diode Control Day/Night Attn. Ctrl. Solar Burst Attn. Ctrl. V/H RF Power Out Attn. Ctrl. Temperature Sensors OUTADATED

V/H Power Out Freq. Var. Attn. Ctrl Solar Burst Attn. Ctr. OUTADATED

Subarray Switch Ctr. Ping-Pong Switch? Subarray 2 LO Ping/Pong LOs OUTADATED

Control and monitor systems of the antenna front end, and the refurbished OVSA antennas motion control system o Automatic NTP server system time synchronization o Dedicated 1PPS SMB input for automatic system clock drift correction o Rugged, embedded control and monitoring system o 400 MHz industrial real-time processor for control, data logging, and analysis o 128 MB of DRAM for embedded operation o 256 MB of nonvolatile memory for data logging o 2M gate, 8-slot FPGA chassis for custom I/O timing, control, and processing o -20 to 55 °C operating temperature range o 19 to 30 VDC power supply input o RS232 serial port for connection to peripherals o Two 10/100BASE-T Ethernet ports o Full Price: $2800/controller o With Academic Discount: $840/controller

 Automatic NTP server system time synchronization  Dedicated 1PPS SMB input for automatic system clock drift correction  400 MHz processor  2G nonvolatile storage  128 MB DRAM memory  10/100BASE-T Ethernet port with embedded Web and file servers with remote-panel user interface  Full-speed USB host port for connection to USB flash and memory devices  RS232 serial port for connection to peripherals  dual 9 to 35 VDC supply inputs  -40 to 70 °C operating temperature range $2,800 Full Price $2,500 Academic Discount

 4-slot reconfigurable embedded chassis that will be attached to the cRIO ACC  3M gate Xilinx Virtex-5 reconfigurable I/O (RIO) FPGA core  Ability to automatically synthesize custom control and signal processing circuitry using LabVIEW  DIN-rail mounting options  -40 to 70 °C operating range $ 1999 Full Price $ 600 with Academic Discount cRIO RT Controller+ FPGA Chassis Total Price: $3,100 with Academic Discount

 32-channel digital I/O module for CompactRIO  5 V/TTL, sinking/sourcing digital I/O  Bidirectional, configurable by line  1000 Vrms transient isolation, ±30 V overvoltage protection  Hot-swappable operation  -40 to 70 °C operating range $340/module

 32 single-ended or 16 differential analog inputs  16-bit resolution; 250 kS/s aggregate sampling rate  ±200 mV, ±1, ±5, and ±10 V programmable input ranges  Hot-swappable operation; overvoltage protection; isolation;  NIST-traceable calibration  -40 to 70 °C operating range  Spring terminal or D-Sub connectivity $740/module

 4 RS485/RS422 (TIA/EIA-485/422) ports for CompactRIO  Baud rates from 14 baud to Mbaud;  -40 to 70 °C operating range  Data bits: 5, 6, 7, 8; Stop bits: 1, 1.5, 2;  Flow control: XON/OFF, RTS/CTS, None  Individual 64 B UART FIFO buffers per port  Transceiver modes: 4-wire, 2-wire DTR controlled, 2-wire DTR controlled with echo, 2-wire auto  8 to 28 VDC externally powered;  PC-MF4-PT cable included $470/module

Solution:  NI Soft Motion toolkit in conjunction with cRIO motion control modules ($1300/controller)

 Deployment platform for NI LabVIEW Real-Time  May run in parallel Windows XP Embedded on a dedicated core  2 GB (1 x 2 GB DIMM) dual-channel 1333 MHz DDR3 RAM standard, 4 GB maximum  High-bandwidth PXI Express embedded controller with up to 8 GB/s system and 2 GB/s slot bandwidth  Two 10/100/1000BASE-TX (Gigabit) Ethernet  4 Hi-Speed USB  ExpressCard/34, GPIB, serial, and other  Dedicated 1PPS SMB input for task triggering $ 6,200 Full Price $ 5,600 with Academic Discount

 Compatible with Windows and LabVIEW Real-Time OSs  Minimal CPU overhead with high-speed DMA interface; multicore processor and hyperthreading support  Flexible standard and nonstandard baud rates from 57 baud to 3,000,000 baud  128 B transmit and receive FIFOs  Selectable 4- and 2-wire transceiver modes for full- and half-duplex communication  4 converter cables (10P10C (RJ50) to DB9 male) $ 617 Full Price $ 555 with Academic Discount

NI- SVE

 Local MODBUS over TCP/IP communication between the cRIO controller and Antenna Controllers  Local MODBUS over TCP/IP or RS485 communication between the cRIO and a front-end embedded processor used to control/monitor the analog system  cRIO will generate a local 50PPS signal continuously aligned with the distributed 1PPS signal  The local 50PPS trigger will be used to schedule any control task and to fill-in the 50 state frame monitor slots.  The one-second assembled State Sub- Frame will be transmitted via TCP/IP to the ACC on a TBDx50PPS tick following the next 1PPS pulse

 Antenna Controller: MODBUS over TCP/IP between the Antenna Controller and its Field Point dedicated cRIO-RT Module.  Field Point Modules: TCP/IP between the Antenna Control Computer (ACC) and the field point cRIO- RT modules  LO and DC control systems: MODBUS over RS485 between LO and DC embedded controllers and the ACC system.  ACC to other EOVSA subsystems (e.g. DPP) and observer interface: TCP/IP to read/write the EOVSA state frame as binary stream preceded by a self describing XML template