Eunil Won Harvard University April 11, 2003 for ZPD FDR 1 ZPD Prototype Tests and DAQ Implementation Introduction Prototype Tests - Electrical Signals.

Slides:



Advertisements
Similar presentations
On the development of the final optical multiplexer board prototype for the TileCal experiment V. González Dep. of Electronic Engineering University of.
Advertisements

20 July 2006 H. Chanal, R. Cornat, E. Delage, O. Deschamps, J. Laubser, M. Magne, P. Perret LPC Clermont Level 0 Decision Unit PRR.
DH2T 34 Computer Architecture 1 LO2 Lesson Two CPU and Buses.
Motor Control Lab Using Altera Nano FPGA
DCZ status & results B A B AR Trigger Workshop, December 2004 Jamie Boyd University of Bristol for the Trigger Upgrade Group.
Kabuki 2800 Critical Design Review 19 October 2006.
Uli Schäfer 1 JEM1: Status and plans JEM1.1 Status Plans.
Programmable logic and FPGA
Recap – Our First Computer WR System Bus 8 ALU Carry output A B S C OUT F 8 8 To registers’ input/output and clock inputs Sequence of control signal combinations.
Configuration. Mirjana Stojanovic Process of loading bitstream of a design into the configuration memory. Bitstream is the transmission.
Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.
ZPD Overview Stephen Bailey Harvard University ZPD Conceptual Design Review 11 September 2001.
Uli Schäfer JEM Status and plans Firmware Hardware status JEM1 Plans.
Final Presentation Momentum Measurement Card Project supervised by: Mony Orbach Project performed by: Hadas Preminger, Uri Niv.
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
Time Division Multiplexing School of Physics and Astronomy Department of Particle Physics Elissavet Papadima 29/5/2014.
General FPGA Architecture Field Programmable Gate Array.
COE4OI5 Engineering Design Chapter 2: UP2/UP3 board.
Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
A comprehensive method for the evaluation of the sensitivity to SEUs of FPGA-based applications A comprehensive method for the evaluation of the sensitivity.
FPGA IRRADIATION and TESTING PLANS (Update) Ray Mountain, Marina Artuso, Bin Gui Syracuse University OUTLINE: 1.Core 2.Peripheral 3.Testing Procedures.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Mircea Bogdan, 5/21/041 Chicago TDC Design and Implementation Mircea Bogdan (UC)
1 Design of Pulsar Board Mircea Bogdan (for Pulsar group) Level 2 Pulsar Mini-Review Wednesday, July 24, 2002.
GBT Interface Card for a Linux Computer Carson Teale 1.
Lessons Learned The Hard Way: FPGA  PCB Integration Challenges Dave Brady & Bruce Riggins.
ATLAS SCT/Pixel TIM FDR/PRR 28 July 2004 Firmware - Matt Warren1 Physics & Astronomy HEP Electronics Matthew Warren John Lane, Martin Postranecky TIM Firmware.
Group Electronique Csnsm AGATA SLOW CONTROL MEETING 19th fev AGATA PROJECT PREPROCESSING MEZZANINE SLOW CONTROL GUI FOR THE SEGMENT AND THE CORE.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
Global Trigger H. Bergauer, Ch. Deldicque, J. Erö, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H.
Hardware proposal for the L2  trigger system detailed description of the architecture mechanical considerations components consideration electro-magnetic.
A CTIVITY II: ALICE ITS R EADOUT E LECTRONICS S ERIAL L INK C HARACTERIZATION Hira Ilyas Madiha Tajwar Jibran Ahmed Raise Ikram (carrier board) Dr. Attiq.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
Upgrade to the Read-Out Driver for ATLAS Silicon Detectors Atlas Wisconsin/LBNL Group John Joseph March 21 st 2007 ATLAS Pixel B-Layer Upgrade Workshop.
Lecture 12: Reconfigurable Systems II October 20, 2004 ECE 697F Reconfigurable Computing Lecture 12 Reconfigurable Systems II: Exploring Programmable Systems.
Testing of ABC  Not to scale! 100nF Edge Sensor wired to A9, A10 ? ABC nF NB graphic is not an exact match with “ABC_Pads_V5.2.pdf”
TEL62 status and plans Elena Pedreschi INFN-Pisa Thursday 08 September 2011 TDAQ WG Meeting at Mainz University.
28 June 2004ATLAS Pixel/SCT TIM FDR/PRR1 TIM tests with ROD Crate John Hill.
ZPD Project Overview B A B AR L1 DCT Upgrade FDR Masahiro Morii Harvard University Design Overview Progress and Changes since CDR Current Status Plans.
TSF Prototype Hardware  Design Changes Since CDR  Prototype tests in Manchester  Towards Production Boards SDK 11th April 2003.
J1 J3 J2 FF0FF1FF2FF3FF4FF5 DM DD System ACE DC  DC The Cartoon Guide to the ZPD.
GAN: remote operation of accelerator diagnosis systems Matthias Werner, DESY MDI.
11 th April 2003L1 DCT Upgrade FDR – TSF SessionMarc Kelly University Of Bristol On behalf of the TSF team Firmware and Testing on the TSF Upgrade Marc.
29 May 2009 Henk Boterenbrood, Augusto Ceccucci, Bjorn Hallgren, Mauro Piccini and Helmut Wendler 1 The Calorimeter Recorder CARE.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
Consideration of the LAr LDPS for the MM Trigger Processor Kenneth Johns University of Arizona Block diagrams and some slides are edited from those of.
E. Hazen - DTC1 DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University.
Compute Node Tutorial(2) Agenda Introduce to RocketIO How to build a optical link connection Backplane and cross link communications How to.
Overview B A B AR L1 DCT Upgrade FDR Masahiro Morii Harvard University Scope of the Project Current Status Schedule  Commissioning.
April 2006 CD1 Review NOvA DAQ 642, hits/sec avg. 20,088 Front-End Boards (~ 3 MByte/sec data rate per FEB) 324 Data Combiner Modules,
E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.
E. Hazen1 AMC13 Status E. Hazen - Boston University for the CMS Collaboration.
AMC13 Project Status E. Hazen - Boston University
DAQ and TTC Integration For MicroTCA in CMS
ATLAS Pre-Production ROD Status SCT Version
AMC13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University
Pulsar 2b AMchip05-based Pattern Recognition Mezzanine
E. Hazen - Back-End Report
Current DCC Design LED Board
AMC13 Status Report AMC13 Update.
CCS Hardware Test and Commissioning Plan
MicroTCA Common Platform For CMS Working Group
Su Dong L1 DCT Upgrade Final Design Review Apr/11/03
TMB, RAT, and ALCT Status Report
Jason Gilmore Vadim Khotilovich Alexei Safonov Indara Suarez
CSC Muon Sorter Status Tests Plans M.Matveev August 21, 2003.
Presentation transcript:

Eunil Won Harvard University April 11, 2003 for ZPD FDR 1 ZPD Prototype Tests and DAQ Implementation Introduction Prototype Tests - Electrical Signals - FPGA Configuration DAQ Memory Eunil Won For Harvard ZPD crews BABAR L1 DCT Upgrade FDR

Eunil Won Harvard University April 11, 2003 for ZPD FDR 2 Printed Circuit Board Two prototypes were assembled (May 2002) Power connection vias unconnected in PCB (Layout software bug) - Extra wires jumped for prototypes Clock Signals on Decoder Driver routed incorrectly to normal I/O - To be fixed in the production version One arrived at SLAC (July 2002) power on : no smoke and it booted successfully!

Eunil Won Harvard University April 11, 2003 for ZPD FDR 3 Flow of Signals in ZPD J1 Decoder Driver Six Algorithm Engines Frame (8:0) Segments(152:0) “Megabus” (74:0) C/D link C/D clock Fit Results (11:0) x 6 : to Decision Module Decision Module “Minibus” (15:0) : memory access Decision (7:0) Not shown: signals to LEDs, Logic Analyzer ports… Segments (152:0) J2 J3 Algorithm Engine Algorithm Engine 30 MHz 60 MHz 120 MHz 30 MHz 8 MHz

Eunil Won Harvard University April 11, 2003 for ZPD FDR 4 Prototype Testing Testing prototype boards involve PCB level tests Does it boot? All signals are connected? Crosstalk (in segments/Megabus)? Firmware level tests Fast Control commands functional? Memory read/write OK? Algorithm works/fits? (Stephen’s talk) Two crucial steps toward production

Eunil Won Harvard University April 11, 2003 for ZPD FDR 5 Testing Signals From ZPDi to ZPD (Decoder Driver) Frame bit Segment # Test Patterns from ZPDi Diagnostic Memory Decoder Driver Record segment patterns into memory and check contents… (Automatically involves partial test of fast control and memories) Tested up to 10^10 bits/trace and no errors found Segment (152:0) J1 / J2 (limited by software speed) : 60 MHz

Eunil Won Harvard University April 11, 2003 for ZPD FDR 6 Testing Signals From Decoder Driver to Algorithm Engines (“The Megabus Test”) Decoder Driver Six Algorithm Engines This test is one of most important (runs at 120 MHz) pieces to confirm A dedicated firmware was written for this particular test (N. Harvard) Up to 10^13 bits/trace with no errors Out of 75, 5 bits are reserved for future usage Algorithm Engine Algorithm Engine : 120 MHz Megabus (74:0)

Eunil Won Harvard University April 11, 2003 for ZPD FDR 7 Testing Signals From Algorithm Engines to Decision Module (six buses (11:0)) and Decision bits to ZPDi Decision Module All bits were tested with no errors Six Algorithm Engines J2J2 tested up to 10^6 bits/trace Decision bits (7:0) Algorithm Engine Algorithm Engine 30 MHz : 8 MHz

Eunil Won Harvard University April 11, 2003 for ZPD FDR 8 Miscellaneous Memory access bus (“minibus”) tested with 10^8 read/writes Also Tested (partially): 47 LEDs (front panel) C/D clock, C/D link L1Accept, L1Accept Buffer (1:0) Read_Event, Read_Event Buffer (1:0) JTAG to SystemACE, SystemACE to FPGAs Logic Analyzer ports Extra bus with 8 bits (reserved) connected to all FPGAs (“xbus”) All tested with no errors

Eunil Won Harvard University April 11, 2003 for ZPD FDR 9 Summary of PCB level Tests Component Total Width Speed (MHz) Bits/trace Tested Segments Megabus Fit Results6x Minibus Decisions DAQ Control~ Tested “by hand” Two most critical items

Eunil Won Harvard University April 11, 2003 for ZPD FDR 10 Prototype originally used Xilinx System ACE MPM –One-piece solution for multi-FPGA configuration –Suffered from mysterious bugs – Immature technology? –~1 hour to reprogram ZPD  1 shift for 8 boards Switched to System ACE CF (Compact Flash) –Flexible, inexpensive and fast to reprogram: < 20 seconds –Tested on prototype with an add-on card  Great success JTAG Program FPGA FPGA Configuration

Eunil Won Harvard University April 11, 2003 for ZPD FDR 11 FPGA Configuration For prototypes, the add-on goes in JTAG socket on front panel Production: we will have all the patch on board A small add-on of PCB CF card Holder Patch PCB ZPD JTAG socket ZPD MPM (Necessary artworks etc all done) : Regarding PCB changes

Eunil Won Harvard University April 11, 2003 for ZPD FDR 12 DAQ Memory Header (tag, counter, CSR) TSF input mask bits (0:152) of eight CLK4 ticks Fit results (z0,  z 0, ,tan ) and trigger decisions (0:7) of eight CLK4 ticks 16 bit wide 2 words 10 words x 8 ticks 25 words x 8 ticks In total, it amounts to 566 bytes/event/board (cf GLT: 583 bytes/event) Firmware written and under testing - Bug fixes are in progress - Tests with high rate L1 triggers need to be done Decoder Driver Decision Module

Eunil Won Harvard University April 11, 2003 for ZPD FDR 13 Summary All the PCB level tests demonstrated - We do have modifications to make - Fix power vias - Correct clock routings to Decoder Driver - Replace FPGA configuration method DAQ Memory - Firmware written and under testing - Tests with high rate L1 triggers are planned No showstoppers for the production Next big hurdle: Algorithm Stephen’s Talk