AOI Logic Implementation © 2014 Project Lead The Way, Inc.Digital Electronics.

Slides:



Advertisements
Similar presentations
Instructor Dr Sameh Abdulatif
Advertisements

Boolean Algebra and Reduction Techniques
ECE 301 – Digital Electronics Minterm and Maxterm Expansions and Incompletely Specified Functions (Lecture #6) The slides included herein were taken from.
Basic Digital Design Discussion D5.4 Section 13.6.
CS 151 Digital Systems Design Lecture 6 More Boolean Algebra A B.
Basic Digital Design Discussion D5.4 Appendix F. Basic Digital Design Sum-of-Products Design Product-of-Sums Design.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Boolean Algebra and Logic Gates1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
AOI Logic Implementation
Boolean Algebra and Logic Simplification. Boolean Addition & Multiplication Boolean Addition performed by OR gate Sum Term describes Boolean Addition.
Digital Logic Design Adil Waheed. BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION AND gate F = A.B OR gate F = A + B NOT gate F = A NAND gate F = A.B NOR gate.
Boolean Algebra and Logic Simplification
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
XOR, XNOR, and Binary Adders
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals with PLD Programming.
Constructing A Truth Table XYZF1F InputsOutput Input Combinations 3 – Inputs 8 – Combinations (8 = 2 3 ) Note the binary counting order.
ECE 331 – Digital System Design
 Seattle Pacific University EE Logic System DesignSOP-POS-1 The Connection: Truth Tables to Functions abcF abcF
1 Digital Logic Design Week 5 Simplifying logic expressions.
Company LOGO DKT 122/3 DIGITAL SYSTEM 1 WEEK #7 COMBINATIONAL LOGIC ANALYSIS.
Ahmad Almulhem, KFUPM 2009 COE 202: Digital Logic Design Combinational Logic Part 2 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
AOI Logic Implementation
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
ACOE1611 Combinational Logic Circuits Reference: M. Mano, C. Kime, “Logic and Computer Design Fundamentals”, Chapter 2.
Combination of logic gates  Logic gates can be combined to produce more complex functions.  They can also be combined to substitute one type of gate.
Venn Diagram – the visual aid in verifying theorems and properties 1 E.
Universal Gate – NAND Universal Gate - NAND Digital Electronics
Digital Logic Design Week 4 Boolean algebra. Laws and rules De Morgan’s theorem Analysis of logic circuits Standard forms Project 1 preparation.
ENGIN112 L6: More Boolean Algebra September 15, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 6 More Boolean Algebra A B.
Floyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd Chapter 5 © 2008 Pearson Education.
1 EENG 2710 Chapter 2 Algebraic Methods For The Analysis and Synthesis of Logic circuits.
CHAPTER 1 SETS, FUNCTIONs, ELEMENTARY LOGIC & BOOLEAN ALGEBRAs
Module –I Switching Function
1 Digital Logic Design Week 5&6 cont’d Revision for Quiz 2/Exam.
ECE 3110: Introduction to Digital Systems Chapter #4 Review.
ECE2030 Introduction to Computer Engineering Lecture 6: Canonical (Standard) Forms Prof. Hsien-Hsin Sean Lee School of Electrical and Computer Engineering.
Logic Gates M. AL-Towaileb1. Introduction Boolean algebra is used to model the circuitry of electronic devices. Each input and each output of such a device.
Designing Combinational Logic Circuits
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
CEC 220 Digital Circuit Design SOP and POS forms Friday, January 23 CEC 220 Digital Circuit Design Slide 1 of 17.
Standard & Canonical Forms COE 202 Digital Logic Design Dr. Aiman El-Maleh College of Computer Sciences and Engineering King Fahd University of Petroleum.
Figure 5–5 Exclusive-OR logic diagram and symbols. Open file F05-05 to verify the operation. Thomas L. Floyd Digital Fundamentals, 9e Copyright ©2006 by.
School of Computer and Communication Engineering, UniMAP DKT 122/3 - DIGITAL SYSTEM I Chapter 4A:Boolean Algebra and Logic Simplification) Mohd ridzuan.
Lecture 5 More Boolean Algebra A B. Overview °Expressing Boolean functions °Relationships between algebraic equations, symbols, and truth tables °Simplification.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. De Morgan’s Theorem De Morgan’s Theorem.
DE MORGAN’S THEOREM. De Morgan’s Theorem De Morgan’s Theorem.
CEC 220 Digital Circuit Design SOP and POS forms Friday, Sept 11 CEC 220 Digital Circuit Design Slide 1 of 17.
CEC 220 Digital Circuit Design Minterms and Maxterms Monday, January 26 CEC 220 Digital Circuit Design Slide 1 of 11.
Universal Gate – NOR Universal Gate - NOR Digital Electronics
Universal Gate – NAND Universal Gate - NAND Digital Electronics
Truth Tables & Logic Expressions
De Morgan’s Theorem,.
Minimization of Circuits
Universal Gate – NAND Universal Gate - NAND Digital Electronics
Digital Logic and Design
Universal Gate – NAND Universal Gate - NAND Digital Electronics
Universal Gate – NOR Universal Gate - NOR Digital Electronics
AOI Design: Logic Analysis
Universal Gate – NAND Universal Gate - NAND Digital Electronics
AOI Logic Implementation
Gates Type AND denoted by X.Y OR denoted by X + Y NOR denoted by X + Y
Universal Gate – NOR Universal Gate - NOR Digital Electronics
AOI Design: Logic Analysis
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
AOI Design: Logic Analysis
Circuit to Truth Table to Logic Expression
Combinational Logic Circuit
Principles & Applications
Truth Tables & Logic Expressions
Presentation transcript:

AOI Logic Implementation © 2014 Project Lead The Way, Inc.Digital Electronics

AOI Logic Implementation This presentation will demonstrate how to… Design an AOI logic circuit from a Sum-Of-Products (SOP) logic expression. Design an AOI logic circuit from a Product-Of-Sums (POS) logic expression. EQUALS AOI Logic CircuitLogic Expression 2

Designing (AOI) Sum of Product (SOP) Logic Circuits Design Steps Implement each Minterm in the logic expression with an AND gate with the same number of inputs as there are variables in the Minterm. (i.e., AB = 2 input gate, ABC = 3 input gate, ABCD = 4 input gate, etc.) OR together the outputs of the AND gates to produce the logic expression. If necessary, gates can be cascaded to create gates with more inputs. 3

Example #1: Sum of Product (SOP) Logic Circuits Design an AOI Logic Circuit for the SOP logic expression shown below. 4

SOLUTION 5

In this class, we only have access to 2-input OR gates, 2-input AND gates, Limiting your design to these gates, redesign the AOI Logic Circuit for the SOP expression in the previous example. 6 Example #2: Sum of Product (SOP) Logic Circuits

SOLUTION 7

8 redesign the AOI Logic Circuit for the SOP expression in the previous example.

Product of sums The difference is that the outputs of multiple OR gates are combined with a single AND gate which outputs the final result. The expression below adheres to the format of a POS expression 9

POS CIRCUIT ANALYSIS 10

Design Steps Implement each Maxterm in the logic expression with an OR gate with the same number of inputs as there are variables in the Maxterm. (i.e., A+B = 2 input gate, A+B+C = 3 input gate, A+B+C+D = 4 input gate, etc.) AND together the outputs of the OR gates to produce the logic expression. If necessary, gates can be cascaded to create gates with more inputs. 11 Designing (AOI) Product of Sum (POS) Logic Circuits

Example Design an AOI Logic Circuit for the POS logic expression shown below. 12 Example #3: Product of Sum (POS) Logic Circuits

Design an AOI Logic Circuit for the POS logic expression shown below. Solution 13 Example #3: Product of Sum (POS) Logic Circuits F2F2

Limiting your design to only 2-input OR gates, 2-input AND gates, and 3-input AND gates redesign the AOI Logic Circuit for the POS logic expression in the previous example. 14 Example #4: Product of Sum (POS) Logic Circuits

Limiting your design to only 2-input OR gates, 2-input AND gates, and 3-input AND gates redesign the AOI Logic Circuit for the POS logic expression in the previous example. Solution 15 Example #4: Product of Sum (POS) Logic Circuits F2F2

Design an AOI Logic Circuit for the SOP logic expression shown below. Solution 16 Example #1: Sum of Product (SOP) Logic Circuits F1F1