Dewan Tanvir Ahmed SITE, UofO

Slides:



Advertisements
Similar presentations
Documentation Standards
Advertisements

Functions and Functional Blocks
Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.
Henry Hexmoor1 C hapter 4 Henry Hexmoor-- SIUC Rudimentary Logic functions: Value fixing Transferring Inverting.
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 9 Programmable Configurations Read Only Memory (ROM) – –a fixed array of AND gates.
LOGIC DESIGN AND CIRCUITS SEVEN SEGMENT LED DISPLAY Res. Assist. Hale İnan 1.
ECE 2372 Modern Digital System Design
Combinational Logic Design
Code Converters, Multiplexers and Demultiplexers
1 Tutorial: ITI1100 Dewan Tanvir Ahmed SITE, UofO.
Counter Circuits and VHDL State Machines
COE 202: Digital Logic Design Combinational Circuits Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office: Ahmad Almulhem, KFUPM.
Decoder.
Combinational Logic Chapter 4. Digital Circuits Introduction Logic circuits for digital systems may be combinational or sequential. A combinational.
MSI Logic Circuits Wen-Hung Liao, Ph.D.. Objectives Analyze and use decoders and encoders in various types of circuit applications. Compare the advantages.
Combinational Logic Chapter 4.
Design of Two-Level Multiple-Output Networks
COMBINATIONAL CIRCUITS USING TTL 74XX ICS
OTHER COMBINATIONAL LOGIC CIRCUITS
EE2174: Digital Logic and Lab
DIGITAL CIRCUITS Dr. L M Head Sophomore Clinic Fall 2004.
OTHER COMBINATIONAL LOGIC CIRCUITS WEEK 7 AND WEEK 8 (LECTURE 2 OF 3)
Multiplexer MUX. 2 Multiplexer Multiplexer (Selector)  2 n data inputs,  n control inputs,  1 output  Used to connect 2 n points to a single point.
BCD to 7-Segment Display
Combinational Logic Design
UNIVERSAL COLLEGE OF ENGINEERING &TECHNOLOGY DIGITAL ELECTRONICS SUBJECT - DIGITAL ELECTRONICS.
Shannon’s Expansion Muxes and Encoders. Tri-State Buffers  A tri-state buffer has one input x, one output f and one control line e Z means high impedance,
Combinational Logic Chapter 4.
Combinational Logic Design
Chapter 4-part 2 Combinational Logic. 4-6 DecimalAdder   Add twoBCD's   9 inputs: two BCD's and one carry-in 5 outputs: one BCD and one carry-out.
9 MSI Logic Circuits Some of digital system operations: Decoding and encoding; multiplexing; demultiplexing; comparison; code converting; data busing.
Combinational Logic Chapter 4. Digital Circuits Combinational Circuits Logic circuits for digital system Combinational circuits the outputs are.
Dr. Ahmed El-Bialy, Dr. Sahar Fawzy Combinational Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
CS2100 Computer Organisation MSI Components (AY2015/6 Semester 1)
Digital Logic Problems (II) Prof. Sin-Min Lee Department of Mathematics and Computer Science.
Combinational Design, Part 3: Functional Blocks
CHAPTER 4 Combinational Logic
CS 105 DIGITAL LOGIC DESIGN Chapter 4 Combinational Logic 1.
Digital Logic Fundamentals & CLC Review
CEC 220 Digital Circuit Design Timing Diagrams, MUXs, and Buffers Friday, February 14 CEC 220 Digital Circuit Design Slide 1 of 18.
CEC 220 Digital Circuit Design Timing Diagrams, MUXs, and Buffers
Combinational Circuits by Dr. Amin Danial Asham. References  Digital Design 5 th Edition, Morris Mano.
Magnitude Comparator Dr. Ahmed Telba.
Chapter # 4: Programmable Logic
1 CS 151: Digital Design Chapter 3: Combinational Logic Design 3-1Design Procedure CS 151: Digital Design.
CS151 Introduction to Digital Design Chapter 3: Combinational Logic Design 3-1 Design Procedure 1Created by: Ms.Amany AlSaleh.
BCD S EVEN SEGMENT D ECODER. I NTRODUCTION  A Decoder IC, is a device which converts one digital format into another and the most commonly used device.
A. Yaicharoen 1 1/2551 Logic Design with MSI Circuits วัตถุประสงค์ของบทเรียน  รู้จักวงจรประเภท MSI  เข้าใจการทำงานของวงจร MSI ที่มีใช้ อยู่ทั่วไป  สามารถประยุกต์ใช้วงจร.
Chapter 3: Combinational Functions and Circuits 3-5 to 3-7: Decoders
Digital System Design Multiplexers and Demultiplexers, and Encoders and Decoders.
CS151 Introduction to Digital Design Chapter 3: Combinational Logic Design 3-5 Combinational Functional Blocks 3-6 Rudimentary Logic Functions 3-7 Decoding.
Computer Organization CSC 405 Decoders and Multiplexers.
1 DLD Lecture 16 More Multiplexers, Encoders and Decoders.
Chapter4: Combinational Logic Part 4 Originally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
C OMBINATIONAL L OGIC D ESIGN 1 Eng.Maha AlGubali.
1 Combinational Logic Design.  A process with 5 steps Specification Formulation Optimization Technology mapping Verification  1 st three steps and last.
MSI Circuits.
Gunjeet kaur Dronacharya Group of Institutions. Demultiplexers.
Chapter 3 Combinational Logic Design II
Chapter # 4: Programmable Logic
ECE 3130 Digital Electronics and Design
CS221: Digital Logic Design Combinational Circuits 3
Combinational Circuits
Multiplexers and Demultiplexers,
Combinational Logic Circuits
Programmable Configurations
COE 202: Digital Logic Design Combinational Circuits Part 3
Chapter-4 Combinational Logic
Digital System Design Combinational Logic
Presentation transcript:

Dewan Tanvir Ahmed SITE, UofO Tutorial: ITI1100 Dewan Tanvir Ahmed SITE, UofO

General Decoder Diagram Decoders Decoder - logic circuit that activates an output that corresponds to a binary number on the input (set of inputs). General Decoder Diagram Demo

Decoder A n-to-m decoder a binary code of n bits = 2n distinct information n input variables; up to 2n output lines only one output can be active (high) at any time

Three-line-to 8-line (or 1-of-8) decoder

Decoder (cont..) Expansion two 3-to-8 decoder: a 4-to-16 deocder a 5-to-32 decoder?

Decoder (cont..) each output = a minterm use a decoder and an external OR gate to implement any Boolean function of n input variables A full-adder S(x,y,x)=S(1,2,4,7) C(x,y,z)= S(3,5,6,7)

Lab-3 Something like this:

BCD to 7-Segment Display Design Requirements Design the logic circuitry that will drive a seven segment LED display and will be able to represent numbers from 0 to 9 The BCD to 7-segment decoder performs a common function: it converts the binary representation of a decimal digit, 0000 to 1001, to the signals needed to show the digit on a 7 segment display.

Possible numbers and their representation on 7 segment display

Truth Table

Signal b implementation X1X0 00 01 11 10 X3X2 1  1  1  1    0  X     X X X  b = f(X3, X2, X1, X0) = X1’X0’ + X1X0 + X2’

Signal c implementation X1X0 00 01 11 10 X3X2 1  1  1   0  1   X     X X X  c = f(X3, X2, X1, X0) = X1’+ + X0 + X2

7 segment display All the anode segments are connected together Power must be applied externally to the anode connection that is common to all the segments By applying the ground to a particular segment (i.e. a,b,g etc..), the appropriate segment will light up

7 segment common anode A resistor should be added in order to limit the current through LED The current to light the active LED is sink by the logic component, which is preferable

7 segment display All the cathode of the LED are connected together The common connection must be grounded and power must be applied to appropriate segment in order to illuminate that segment The current to light the active LED is generated by the logic component, which generates the logic 1

BCD to 7 Segment Decoder/Drivers Common-anode : requires VCC , LED ON when Output is LOW. Common-cathode : NO VCC , LED ON when Output is HIGH. TTL and CMOS devices are normally not used to drive the common-cathode display directly because of current (mA) requirement. A buffer circuit is used between the decoder chips and common-cathode display

7447 TTL IC Real world example of BCD to 7 segment decoder Outputs of the decoder are active low and a common anode 7 segment display is used

Lab: BCD to 7 Segment Decoder/Drivers (a) BCD-to-7-segment decoder/driver driving a common-anode 7-segment LED display; (b) segment patterns for all possible input codes.

Multiplexers (Data Selectors) A multiplexer (MUX) selects one of multiple input signals and passes it to the output. The basic two input multiplexer The four input multiplexer The eight input multiplexer

Multiplexers (Data Selectors) A multiplexer (MUX) selects 1 out of N input data sources and transmits the selected data to a single output

Multiplexers Two-input multiplexer

Multiplexers Four-input multiplexer Four-input multiplexer - using sum of products logic

Multiplexers Eight-input multiplexer: The 74151

Multiplexers Eight-input multiplexer

Multiplexers (cont..)

Boolean function implementation MUX: a decoder + an OR gate 2n-to-1 MUX can implement any Boolean function of n input variable a better solution: implement any Boolean function of n+1 input variable n of these variables: the selection lines the remaining variable: the inputs

Multiplexers (cont..) Example: F(A,B,C)=S(1,3,5,6)

Multiplexers (cont..) Procedure: assign an ordering sequence of the input variable the leftmost variable (A) will be used for the input lines assign the remaining n-1 variables to the selection lines w.r.t. their corresponding sequence list all the minterms in two rows (A' and A) circle all the minterms of the function determine the input lines

Multiplexers (cont..) An example: F(A,B,C,D)=S(0,1,3,4,8,9,15)

Exercise Try to build an inverter using 2-1 MUX Try to build XOR gate using 4-1 MUX

Lab: Multiplexers Four-input multiplexer - using sum of products logic

Thank You!