Lecture 13 Problems (Mano)

Slides:



Advertisements
Similar presentations
1 The 2-to-4 decoder is a block which decodes the 2-bit binary inputs and produces four output All but one outputs are zero One output corresponding to.
Advertisements

Digital Circuits. Review – Getting the truth table The first step in designing a digital circuit usually is to get the truth table. That is, for every.
Logic Circuits Design presented by Amr Al-Awamry
7-Segment Displays Lecture L6.1 Section 6.3. Turning on an LED.
Combinational Circuits CS370 – Spring BCD to 7 Segment Display Controller Understanding the problem: input is a 4 bit bcd digit output is the control.
التصميم المنطقي Second Course
1 Homework Reading –Tokheim, Section 5-10, 7-4 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.
ECE 301 – Digital Electronics Circuit Design and Analysis (Lecture #9A) The slides included herein were taken from the materials accompanying Fundamentals.
Digital to Analog (D/A) Converter Discussion D2.2.
ENGIN112 L13: Combinational Design Procedure October 1, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 13 Combinational Design Procedure.
DIGITAL SYSTEMS TCE OTHER COMBINATIONAL LOGIC CIRCUITS WEEK 7 AND WEEK 8 (LECTURE 1 OF 3) COMPARATORS CODE CONVERTERS.
CS 151 Digital Systems Design Lecture 13 Combinational Design Procedure.
ECE 331 – Digital System Design Logic Circuit Design (Lecture #7)
OTHER COMBINATIONAL LOGIC CIRCUITS
COE 202: Digital Logic Design Combinational Circuits Part 1
Combinational Logic Design Process
ENGIN112 L12: Circuit Analysis Procedure September 29, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 12 Circuit Analysis Procedure.
Combinational Logic Design
Overview Part 1 – Design Procedure 3-1 Design Procedure
Computer Organization and Assembly Language: Chapter 7 The Karnaugh Maps September 30, 2013 By Engineer. Bilal Ahmad.
Combinational Circuits
Digital Design - Combinational Logic Design Chapter 2 - Combinational Logic Design.
Digital Logic Lecture 08 By Amr Al-Awamry. Combinational Logic 1 A combinational circuit consists of an interconnection of logic gates. Combinational.
ITEC 352 Lecture 5 Low level components(3). Low level components Review Multiplexers Demultiplexer Minterm/Maxterm Karnaugh Map.
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Decoders.
CS 151: Digital Design Chapter 3 3-8: Encoding. CS 151 Encoding Encoding - the opposite of decoding - the conversion of a maximum of 2 n input code to.
Combinational Logic Design
Logic Function Optimization. Combinational Logic Circuit Regular SOP and POS designs Do not care expressions Digital logic circuit applications Karnaugh.
Outline Analysis of Combinational Circuits Signed Number Arithmetic
Dr. Ahmed El-Bialy, Dr. Sahar Fawzy Combinational Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
Combinational Logic By Taweesak Reungpeerakul
1 Adders & Subtractors Adders –An adder is a combinational logic circuit that performs the addition of 2 binary numbers (A & B) to generate the sum (S)
ROM & PLA Digital Logic And Computer Design
1 Binary Codes Digital systems use 2-state devices that understand only 2 binary values (0 and 1). But we communicate using various symbols and methods.
1 Combinational Logic Design Digital Computer Logic Kashif Bashir
Functions of Combinational Logic By Taweesak Reungpeerakul
ECE 331 – Digital System Design Circuit Design and Analysis (Lecture #9A) The slides included herein were taken from the materials accompanying Fundamentals.
Abdullah Said Alkalbani University of Buraimi
CS221: Digital Logic Design Combinational Circuits
CS151 Introduction to Digital Design
DESIGN OF SEQUENTIAL CIRCUITS by Dr. Amin Danial Asham.
Lecture 11 Combinational Design Procedure
EKT 124 / 3 DIGITAL ELEKTRONIC 1
1 Lecture 12 More about Combinational Analysis and Design Procedures.
1 Chapter 4 Combinational Logic Logic circuits for digital systems may be combinational or sequential. A combinational circuit consists of input variables,
ECE 320 Homework #3 1. Simplify the Boolean function F using the don’t care conditions d, in both S.O.P. and P.O.S. form: a) F=A’B’D’+A’CD+A’BC d=A’BC’D+ACD+AB’D’
1 CS 151: Digital Design Chapter 3: Combinational Logic Design 3-1Design Procedure CS 151: Digital Design.
CS151 Introduction to Digital Design Chapter 3: Combinational Logic Design 3-1 Design Procedure 1Created by: Ms.Amany AlSaleh.
Karnaugh Maps (K-Maps)
Combinational Circuit Design. Digital Circuits Combinational CircuitsSequential Circuits Output is determined by current values of inputs only. Output.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 4 Dr. Shi Dept. of Electrical and Computer Engineering.
ECE 301 – Digital Electronics Logic Circuit Design (Lecture #9)
ECE DIGITAL LOGIC LECTURE 11: STANDARD CIRCUITS Assistant Prof. Fareena Saqib Florida Institute of Technology Fall 2015, 09/24/2015.
ACOE161Digital Circuit Design1 Design Of Combinational Logic Circuits.
1 Combinational Logic Design.  A process with 5 steps Specification Formulation Optimization Technology mapping Verification  1 st three steps and last.
Decoders A decoder is a logic circuit that detects the presence of a specific combination of bits at its input. Two simple decoders that detect the presence.
Decoder Chapter 12 Subject: Digital System Year: 2009.
Lecture No. 18 Combinational Functional Devices. Recap Decoder Decoder –3-to-8 Decoder –Cascading of Decoders 4-to-16 decoder –Implementing SOP & POS.
Combinational Logic Design&Analysis.
EKT 124 / 3 DIGITAL ELEKTRONIC 1
Princess Sumaya University
Reference: Chapter 3 Moris Mano 4th Edition
Karnaugh Maps (K-Maps)
Digital Logic & Design Dr. Waseem Ikram Lecture 13.
FIGURE 4.1 Block diagram of combinational circuit
Homework Reading Tokheim, Section 5-10, 7-4.
ECB2212-Digital Electronics K-Map
DESIGN OF SEQUENTIAL CIRCUITS
Digital System Design Combinational Logic
Digital Circuits.
Presentation transcript:

Lecture 13 Problems (Mano) Give qualifications of instructors: DAP teaching computer architecture at Berkeley since 1977 Co-athor of textbook used in class Best known for being one of pioneers of RISC currently author of article on future of microprocessors in SciAm Sept 1995 RY took 152 as student, TAed 152,instructor in 152 undergrad and grad work at Berkeley joined NextGen to design fact 80x86 microprocessors one of architects of UltraSPARC fastest SPARC mper shipping this Fall

Problems (Mano) Obtain the simplified Boolean expressions for outputs F and G in terms of the input variables in (A,B,C and D)

Problems (Mano)

Design a combinational circuit with three inputs and one output Problem (Mano) Design a combinational circuit with three inputs and one output The output is 1 when binary value of the inputs is less than 3, the output is zero otherwise The output is 1 when binary value of the inputs is an odd number

Design a combinational circuit with three inputs and one output Problem (Mano) Design a combinational circuit with three inputs and one output The output is 1 when binary value of the inputs is an odd number

Problem (Mano) Design a combinational circuit with three inputs x, y and z and three outputs A, B and C, when the binary input is 0, 1, 2 or 3, the binary output is two greater than the input. When the binary input is 4, 5, 6 or 7, the binary output is three less than the input

Problem (Mano) Design a combinational circuit with three inputs x, y and z and three outputs A, B and C, when the binary input is 0, 1, 2 or 3, the binary output is two greater than the input. When the binary input is 4, 5, 6 or 7, the binary output is three less than the input

Problem (Mano) Design a combinational circuit with three inputs x, y and z and three outputs A, B and C, when the binary input is 0, 1, 2 or 3, the binary output is two greater than the input. When the binary input is 4, 5, 6 or 7, the binary output is three less than the input

Problem (Mano) An ABCD-to-seven segment decoder is a combinational circuit that converts a decimal digit in BCD to an appropriate code for the selection of segments in an indicator used to display the decimal digit in a familiar form. The seven outputs of the decoder (a, b, c, d, e, f, g) select the corresponding segment in the display as shown in Fig. The numeric display chosen to represent the decimal digit is also shown in Fig. Using the truth table and K-Map, design the BCD-to-seven-segment decoder using the minimum number of gates

Problem (Mano) An ABCD-to-seven segment decoder is a combinational circuit that converts a decimal digit in BCD to an appropriate code for the selection of segments in an indicator used to display the decimal digit in a familiar form. The seven outputs of the decoder (a, b, c, d, e, f, g) select the corresponding segment in the display as shown in Fig. The numeric display chosen to represent the decimal digit is also shown in Fig. Using the truth table and K-Map, design the BCD-to-seven-segment decoder using the minimum number of gates

Problem (Mano) An ABCD-to-seven segment decoder is a combinational circuit that converts a decimal digit in BCD to an appropriate code for the selection of segments in an indicator used to display the decimal digit in a familiar form. The seven outputs of the decoder (a, b, c, d, e, f, g) select the corresponding segment in the display as shown in Fig. The numeric display chosen to represent the decimal digit is also shown in Fig. Using the truth table and K-Map, design the BCD-to-seven-segment decoder using the minimum number of gates

Problem (Mano) An ABCD-to-seven segment decoder is a combinational circuit that converts a decimal digit in BCD to an appropriate code for the selection of segments in an indicator used to display the decimal digit in a familiar form. The seven outputs of the decoder (a, b, c, d, e, f, g) select the corresponding segment in the display as shown in Fig. The numeric display chosen to represent the decimal digit is also shown in Fig. Using the truth table and K-Map, design the BCD-to-seven-segment decoder using the minimum number of gates

Problem (Mano) An ABCD-to-seven segment decoder is a combinational circuit that converts a decimal digit in BCD to an appropriate code for the selection of segments in an indicator used to display the decimal digit in a familiar form. The seven outputs of the decoder (a, b, c, d, e, f, g) select the corresponding segment in the display as shown in Fig. The numeric display chosen to represent the decimal digit is also shown in Fig. Using the truth table and K-Map, design the BCD-to-seven-segment decoder using the minimum number of gates

Problem (Mano) An ABCD-to-seven segment decoder is a combinational circuit that converts a decimal digit in BCD to an appropriate code for the selection of segments in an indicator used to display the decimal digit in a familiar form. The seven outputs of the decoder (a, b, c, d, e, f, g) select the corresponding segment in the display as shown in Fig. The numeric display chosen to represent the decimal digit is also shown in Fig. Using the truth table and K-Map, design the BCD-to-seven-segment decoder using the minimum number of gates

Problem (Mano) An ABCD-to-seven segment decoder is a combinational circuit that converts a decimal digit in BCD to an appropriate code for the selection of segments in an indicator used to display the decimal digit in a familiar form. The seven outputs of the decoder (a, b, c, d, e, f, g) select the corresponding segment in the display as shown in Fig. The numeric display chosen to represent the decimal digit is also shown in Fig. Using the truth table and K-Map, design the BCD-to-seven-segment decoder using the minimum number of gates

Problem (Mano) Design a combinational circuit that converts a four bit Gray code to four bit binary number

Problem (Mano) Design a combinational circuit that converts a four bit Gray code to four bit binary number

Problem (Mano) Design a combinational circuit that converts a four bit Gray code to four bit binary number

Problem (Mano) Design a combinational circuit that converts a four bit Gray code to four bit binary number

Example: Three 1s Detector Problem: Detect three consecutive 1s in 8-bit input: abcdefgh 00011101  1 10101011  0 11110000  1 Step 1: Capture the function Truth table or equation? Truth table too big: 28 = 256 rows Equation: create terms for each possible case of three consecutive 1s y = abc + bcd + cde + def + efg + fgh Step 2: Convert to equation -- already done Step 3: Implement as a gate-based circuit bcd def fgh abc cde efg y a b c d e f g h

Example: Number of 1s Count Problem: Output in binary on two outputs yz the number of 1s on three inputs 010  01 101  10 000  00 Step 1: Capture the function Truth table or equation? Truth table is straightforward Step 2: Convert to equation y = a’bc + ab’c + abc’ + abc z = a’b’c + a’bc’ + ab’c’ + abc Step 3: Implement as a gate-based circuit a b c z a b c y