Tracking the tiniest particles

Slides:



Advertisements
Similar presentations
TDC130: High performance Time to Digital Converter in 130 nm
Advertisements

Cosmic Ray Test of INO RPC Stack M. Bhuyan 1, V.M. Datar 2, S.D. Kalmani 1, S.M. Lahamge 1, N.K. Mondal 1, P. Nagaraj 1, S. Pal 1, L.V. Reddy, A. Redij.
Status REPORT on ICAL electronics
20/Oct./2000 CF IEEE NSS 2000 at Lyon,France 1 An MWPC Readout Chip for High Rate Environment Introduction ASIC Structure & Fabrication ASIC Evaluation.
JLab High Resolution TDC Hall D Electronics Review (7/03) - Ed Jastrzembski.
Electronics for large LAr TPC’s F. Pietropaolo (ICARUS Collaboration) CRYODET Workshop LNGS, March 2006.
The MAD chip: 4 channel preamplifier + discriminator.
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
M. Bhuyan 1, V.M. Datar 2, S.D. Kalmani 1, S.M. Lahamge 1, S. Mohammed 3, N.K. Mondal 1, P. Nagaraj 1, A. Redij 1, D. Samuel 1, M.N. Saraf 1, B. Satyanarayana.
RPC Trigger Software ESR, July Tasks subsystem DCS subsystem Run Control online monitoring of the subsystem provide tools needed to perform on-
Electronics for the INO ICAL detector B.Satyanarayana Tata Institute of Fundamental Research For INO collaboration.
ICAL Instrumentation Challenges &/ Opportunities B.Satyanarayana TIFR, Mumbai.
RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
Hotel Arasan Sapthagiri, Madurai January 23, 2011.
Regulated Cascode based Frontend ASIC Anusparsh for glass Resistive Plate Chamber (RPC) readout in the ICAL detector V.B. Chandratre, Veena Salodia, Menka.
B.Satyanarayana, For INO Collaboration. B.Satyanarayana, INO INO-KEK Meeting January 28, 2009, TIFR, INDIA2 48.4m 16m 14.5m To study atmospheric neutrinos.
Naba K Mondal, TIFR, Mumbai ICAL ( conceptual) INO Peak at Bodi West Hills Prototype ICAL at VECC 2mX2m RPC Test Stand at TIFR ASIC for RPC designed at.
TOF Electronics Qi An Fast Electronics Lab, USTC Sept. 16~17, 2002.
BESIII Electronics and On-Line BESIII Workshop in Beijing IHEP Zhao Jing-wei Sheng Hua-yi He Kang-ling October 13, 2001 Brief Measurement Tasks Technical.
B.Satyanarayana Department of High Energy Physics Tata Institute of Fundamental Research Homi Bhabha Road, Colaba, Mumbai,
B.Satyanarayana Department of High Energy Physics Tata Institute of Fundamental Research Homi Bhabha Road, Colaba, Mumbai,
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
MICE CM18 June 07Jean-Sébastien GraulichSlide 1 Detector DAQ Status o Since CM17 o Detector DAQ software o Front End Electronics o Schedule Milestones.
The GANDALF Multi-Channel Time-to-Digital Converter (TDC)  GANDALF module  TDC concepts  TDC implementation in the FPGA  measurements.
15th Dec, 2007DAE-SNP07 S.S.Upadhya1 Electronics and Data Acquisition system for prototype INO-ICAL detector A.Behere1, V.B.Chandratre1, S.D.Kalmani2,
Dr. B.Satyanarayana ▪ Scientific Officer (G) Department of High Energy Physics ▪ Tata Institute of Fundamental Research Homi Bhabha Road ▪ Colaba ▪ Mumbai.
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
ICAL Electronics: Requirements and Challenges B.Satyanarayana TIFR, Mumbai.
Data acquisition system for the Baikal-GVD neutrino telescope Denis Kuleshov Valday, February 3, 2015.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
Commissioning of ICAL prototype detector electronics B.Satyanarayana TIFR, Mumbai.
India-based Neutrino Collaboration(INO), INDIA1 B.S.Acharya, Sudeshna Banerjee, P.N.Bhat, S.R.Dugad, P.Ghosh, K.S.Gothe, S.K.Gupta, S.D.Kalmani, N. Krishnan,
A Front End and Readout System for PET Overview: –Requirements –Block Diagram –Details William W. Moses Lawrence Berkeley National Laboratory Department.
B.Satyanarayana, TIFR, Mumbai. Architecture of front-end ASIC INO Collaboration Meeting VECC, Kolkata July 11-13, Amp_out 8:1 Analog Multiplexer.
Prediction W. Buchmueller (DESY) arXiv:hep-ph/ (1999)
ICAL electronics and DAQ schemes - 1 B.Satyanarayana, TIFR, Mumbai For INO Collaboration.
October 26, 2002OZONE 2002, Rajiv Gandhi Institute of Technology, Mumbai1 Instrumentation for High Energy Physics Experiments B.Satyanarayana Department.
Satyanarayana Bheesette Roll number: Supervisors Prof Raghava Varma, IIT Bombay Prof Naba Mondal, TIFR, Mumbai Department of Physics Indian Institute.
The DRS2 Chip: A 4.5 GHz Waveform Digitizing Chip for the MEG Experiment Stefan Ritt Paul Scherrer Institute, Switzerland.
B.Satyanarayana, TIFR, Mumbai * With some updates from ICAL Electronics meeting held on Jan 23 in Madurai.
Status summary of RPC R&D for INO ICAL detector B.Satyanarayana, TIFR, Mumbai Satyajit Jena, IIT Bombay, Powai For INO Collaboration.
NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 1.
Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
1 Electronics Status Trigger and DAQ run successfully in RUN2006 for the first time Trigger communication to DRS boards via trigger bus Trigger firmware.
B.Satyanarayana Department of High Energy Physics Tata Institute of Fundamental Research Homi Bhabha Road, Colaba, Mumbai,
B.Satyanarayana (For INO collaboration) Department of High Energy Physics Tata Institute of Fundamental Research Homi Bhabha Road, Colaba, Mumbai, 400.
S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
CBM 12 th Meeting, October 14-18, 2008, Dubna Present status of the first version of NIHAM TRD-FEE analogic CHIP Vasile Catanescu and Mihai Petrovici NIHAM.
Juin 1st 2010 Christophe Beigbeder PID meeting1 PID meeting Electronics Integration.
Mai 31th 2011 Christophe Beigbeder PID meeting1 ETD meeting Test setup : Activities in Bari, Univ of Maryland and at Orsay Test setup : Activities in Bari,
INO prototype detector and data acquisition system Anita Behere, M.S.Bhatia, V.B.Chandratre, V.M.Datar, P.K.Mukhopadhyay Bhabha Atomic Research Centre,
G.F. Tassielli - SuperB Workshop XI LNF1/11 02/12/2009 Status report on CLUster COUnting activities G. F. Tassielli on behalf of CLUCOU group SuperB Workshop.
Sergio Vergara Limon, Guy Fest, September Electronics for High Energy Physics Experiments.
C.Beigbeder, D.Breton, M.El Berni, J.Maalmi, V.Tocut – LAL/In2p3/CNRS L.Leterrier, S. Drouet - LPC/In2p3/CNRS P. Vallerand - GANIL/CNRS/CEA SuperB -Collaboration.
Satyanarayana Bheesette Tata Institute of Fundamental Research, Mumbai, INDIA (For INO Collaboration) INO: India-based Neutrino Observatory ICAL: (Magnetised)
R & D Status report on INO Naba K Mondal Tata Institute of Fundamental Research Tata Institute of Fundamental Research Mumbai, India.
End OF Column Circuits – Design Review
"North American" Electronics
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Calorimeter Mu2e Development electronics Front-end Review
CTA-LST meeting February 2015
INO TRIDAS presentations
Status of n-XYTER read-out chain at GSI
BESIII EMC electronics
Stefan Ritt Paul Scherrer Institute, Switzerland
PID meeting Mechanical implementation Electronics architecture
Presentation transcript:

Tracking the tiniest particles Neutrino is the most tiny quantity of reality ever imagined by a human being. Frederick Reines Co-discoverer & Nobel Laureate Tracking the tiniest particles B.Satyanarayana Department of High Energy Physics

Overview and Status of India-Based Neutrino Observatory Prof. N. K Overview and Status of India-Based Neutrino Observatory Prof. N.K.Mondal, DHEP, TIFR ASET Colloquium, 3rd July 2009 B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

Mechanical structure of INO's ICAL detector Mr Mechanical structure of INO's ICAL detector Mr. Piyush Verma, DHEP, TIFR ASET Colloquium, 17th July 2009 B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

The ICAL magnet at the India based Neutrino Observatory Prof. V. M The ICAL magnet at the India based Neutrino Observatory Prof. V.M. Datar, NPD & Prof. M.S. Bhatia, LPTD, BARC ASET Colloquium, 28th August 2009 B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

Large scale gas systems for the INO ICAL detector Mr. S. D Large scale gas systems for the INO ICAL detector Mr. S.D. Kalmani, DHEP, TIFR ASET Colloquium, 25th September 2009 B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

Electronics & DAQ system for INO-ICAL prototype detector Mr. S. S Electronics & DAQ system for INO-ICAL prototype detector Mr. S.S.Upadhya, DHEP, TIFR ASET Colloquium, 16th October 2009 6 B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

Status of the INO simulation and reconstruction software Prof Status of the INO simulation and reconstruction software Prof. Gobinda Majumder, DHEP, TIFR ASET Colloquium, 22nd January 2010 B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

Design and development of software tools for INO Dr Design and development of software tools for INO Dr. Deepak Samuel, DHEP, TIFR ASET Colloquium, 26th February 2010 Wait on Interrupts IPC-Trigger Event Thread Monitor Thread Read IRQ Vector Write Data to Shared Circular Buffer Read Scaler/ TDC, Event Information B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

Modernising nuclear instrumentation - Indigenous efforts Mr. V. B Modernising nuclear instrumentation - Indigenous efforts Mr. V.B.Chandratre, ED, BARC ASET Colloquium, 19th March 2010 B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

Plan of the talk Signal production in RPC Front-end electronics DAQ system requirements and architectures Timing sub-system Rate and ambient parameter monitors Pulse shape monitor Back-end system issues Power supplies Summary and future outlook B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

Signal production in RPC Part - 1 Signal production in RPC

Schematic of a basic RPC B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

Signal development in an RPC Each primary electron produced in the gas gap starts an avalanche until it hits the electrode. Avalanche development is characterized by two gas parameters, Townsend Coefficient (a) and Attachment coefficient (η). Average number of electrons produced at a distance x, n(x) = e(a- η)x Current signal induced on the electrode, i(t) = Ew • v • e0 • N(t) / Vw, where Ew / Vw = r / (2b + dr). B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

Honeycomb pickup panel Terminations on the non-readout end Machined pickup strips on honeycomb panel Preamp connections on the readout end B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

Measurement of Z0 48 W Open 100 W 51 W 100 W B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

HMC based preamplifier B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

Post amplifier RPC pulse profile B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

Characteristics of RPC pulse  = 375fC t = 1.7nS B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

Front-end electronics Part - 2 Front-end electronics

Front-end specifications No input matching circuit needed, HCP strips give ~50Ω characteristic impedance Avalanche mode, pulse amplitude: 2.5 -3mV Gain (100-200, fixed) depends on the electronic noise obtainable No gain needed if operated in streamer mode, option to by-pass gain stage Rise time: < 500ps Discriminator overhead: 3-4 preferable Variable Vth for discriminator ±10mV to ±50mV Pulse shaping (fixed) 50-100nS Pulse shaping removes pulse height information; do we need the latter? B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

Functional diagram of the FE ASIC Amp_out 8:1 Analog Multiplexer Channel-0 Channel-7 Output Buffer Regulated Cascode Transimpedance Amplifier Differential Amplifier Comparator LVDS output driver Common threshold LVDS_out0 LVDS_out7 Ch-0 Ch-7 B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

FE ASIC layout B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

Information on FE ASIC IC Service: Europractice (MPW), Belgium Service agent: IMEC, Belgium Foundry: austriamicrosystems Process: AMSc35b4c3 (0.35um CMOS) Input dynamic range:18fC – 1.36pC Input impedance: 45Ω @350MHz Amplifier gain: 8mV/μA 3-dB Bandwidth: 274MHz Rise time: 1.2ns Comparator’s sensitivity: 2mV LVDS drive: 4mA Power per channel: < 20mW Package: CLCC48(48-pin) Chip area: 13mm2 Cost: € 11,000 for just 30 pcs! B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

DAQ system requirements and architectures Part - 3 DAQ system requirements and architectures

Factsheet of ICAL detector No. of modules 3 Module dimensions 16m × 16m × 14.5m Detector dimensions 48.4m × 16m × 14.5m No. of layers 150 Iron plate thickness 56mm Gap for RPC trays 40mm Magnetic field 1.3Tesla RPC dimensions 1,840mm × 1,840mm × 24mm Readout strip pitch 30mm No. of RPCs/Road/Layer 8 No. of Roads/Layer/Module No. of RPC units/Layer 192 No. of RPC units 28,800 (97,505m2) No. of readout strips 3,686,400 B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

DAQ system requirements Information to record on trigger Strip hit (1-bit resolution) Timing (< 500ps) Time Over Threshold Rates Individual strip background rates ~300Hz Event rate ~10Hz On-line monitor RPC parameters (High voltage, current) Ambient parameters (T, RH, P) Services, supplies (Gas systems, magnet, low voltage power supplies, thresholds) B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

Other critical issues Power requirement and thermal management 25mW/channel → 100KW/detector Magnet power (500KW?) Front-end positioning; use absorber to good use! Do we need forced, water cooled ventilation? Suggested cavern conditions Temperature: 20±2oC Relative humidity: 50±5% B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

Triggered DAQ scheme Conventional architecture Dedicated sub-system blocks for performing various data readout tasks Need for Hardware based on-line trigger system Trigger latency issues and how do we take care in implementation B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

Trigger system Physicist’s mind decoded! Autonomous; shares data bus with readout system Distributed architecture For ICAL, trigger system is based only on topology of the event; no other measurement data is used Huge bank of combinatorial circuits Programmability is the key, FPGAs, ASICs are the players B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

Trigger-less DAQ scheme Gary Drake & Charlie Nelson Suitable for low event rate and low background/noise rates On-off control and Vth control to disable noisy channels B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

Implementing trigger-less scheme Amp+Comp Amp+Comp Front End Buffer Time-Stamp (500ps) Buffer FIFO Buffer Data concentrator Back end Rate monitor Event Builder Pulse width monitor Pattern Builder & validation Monitor data storage Event data storage Preliminary Analysis B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

Part - 4 Timing sub-system

ASIC TDC devices HPTDC (J.Christiansen, CERN) Channels: 32/8 t: 261/64/48/40/17ps AMT (Yasuo Arai, KEK) Channels: 24 t = 305ps Work in progress to design a 3-stage interpolated TDC ASIC B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

Single counter is enough Concept of vernier TDC Two clocks of slightly different periods T1 and T2 (T1 > T2) are employed. START pulse will start the slow oscillator(T1) and STOP pulse will start the fast oscillator (T2). Since T2<T1, fast oscillator will catch up with the slow one. The time interval between the START and STOP can be measured as: T = (N1 − 1) T1 − (N2 − 1) T2 Two counters for N1 and N2 needed. = n(T2-T1) = n ΔT Single counter is enough B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

Schematic of vernier TDC Coarse Counter Start Interpolator Start Stop Clk Fine counter Ring Osc slow fast Coincidence detector Stop Interpolator Fine Counter Subtractor nst nsp Nc Calibrator X Adder Controller Data Transfer B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

Vernier TDC implementation (5240ps) (134ps) (5106ps) B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

Differential Delay Line Method Each delay cell consists of latch L having delay τ1, part of first delay line and a non-inverting buffer B with delay τ2, part of second delay line, where τ2<τ1. Time-gap between Start and Stop is coded in the first delay line by the cell with Q=H at last. Resolution is given by τ1-τ2 and advantage is that conversion time is very small. Routing among the cells is unpredictable. So, propagation delay of each delay step is not uniform, resulting in non-linearity. Some technique to control the placement and routing of logic elements need to be developed. Logic cell delays vary with temperature and power supply voltage. This variation must be compensated to ensure long-term stability. B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

Rate and ambient parameter monitors Part - 5 Rate and ambient parameter monitors

RPC strip rate monitoring Temperature dependence on noise rate Strip noise rate profile Strip noise rate histogram Temperature B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

T-RH-T monitor module B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

Part - 6 Pulse shape monitor

Switched Capacitor Array (Stefan Ritt) Pulse shape monitor 0.2-2 ns Switched Capacitor Array (Stefan Ritt) IN Waveform stored Out FADC 33 MHz Clock Shift Register Also: Indigenous ANUSMRITI ASIC: 500MHz Transient Waveform Sampler V.B.Chandratre et al (ED, BARC) B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

Back-end system issues Part - 7 Back-end system issues

Back-end issues VME is the ICAL’s backend standard Global services (trigger, clock etc.), calibration Data collectors and frame transmitters Trigger farms in trigger-less scheme Computer and data archival On-line DAQ software On-line data quality monitors Networking and security issues Remote access protocols to detector sub-systems and data Voice and video communications B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

ICAL’s custom VME module VME Interface Logic (FPGA) VME Data Transceiver Data Bus VME Addr Address Bus JTAG FPGA Configuration Logic On board logic analyser port VME Control Signals Buffer AM, DS, WR, SYSRST, IACK.. VME BUS LVDS Tx OUT LVDS Rx IN Data Interface for V1495s piggy boards OE DIR DATCK, IACKOUT, IRQs, BERR Front panel LEDs Board Address

Part - 8 Power supplies

Power supplies High voltage for RPCs Low voltage for electronics Voltage: 10kV (nominal) Current: 6mA (approx.) Ramp up/down, on/off, monitoring Low voltage for electronics Voltages and current budgets still not available at this time Commercial and/or semi-commercial solutions DC-DC and DC-HVDC converters; cost considerations B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

Summary and future outlook Part - 9 Summary and future outlook

Summary and future outlook Almost all the RPC parameters and requirements understood. Overall electronics and DAQ specifications need to be firmed up. Design and prototyping of well defined sub-systems is already in progress (eg. FE, TDC, ambient monitors etc.). Identification of off-the-shelf solutions (data links, power supplies, even some chips) – both from commercial and research groups should be exploited. Work and responsibilities by the ICAL collaborating institutes and universities. Roll of electronics industries is crucial: Chip fabrication Board design, fabrication, assembly and testing Slow control and monitoring Industries are looking forward to work with INO Truly exciting and challenging opportunities ahead in VLSI design, system integration, data communication, process control, power supplies, on-line software … B.Satyanarayana Tracking the tiniest particles ASET Colloquium May 7, 2010

Acknowledgements

Vaishali Shedam, Menka Sukhwan Anita Behere, V.B.Chandratre, V.M.Datar, Hari Prasad Kolla, S.K.Mohammed, P.K.Mukhopadhyay, S.M.Raut, Veena Salodia, R.S.Shastrakar, Vaishali Shedam, Menka Sukhwan Bhabha Atomic Research Centre, Mumbai    B.S.Acharya, Vishal Asgolkar, Sampriti Bhattacharyya, Manas Bhuyan, S.S.Chavan, Sudeshna Dasgupta, Sonal Dhuldhaj, G.K.Ganesh, S.R.Joshi, S.D.Kalmani, Darshana Koli, Shekhar Lahamge, G.Majumder, N.K.Mondal, P.Nagaraj, B.K.Nagesh, Sumanta Pal, Shobha Rao, L.V.Reddy, Asmita Redij, Deepak Samuel, Mandar Saraf, R.R.Shinde, Noopur Srivastava, S.Upadhya, Piyush Verma Tata Institute of Fundamental Research, Mumbai Salim Mohammed Aligarh Muslim University, Aligarh Richa Goel VJTI, Mumbai Abhishek Surana IIT Delhi M.C.S.Williams INFN, Italy Gary Drake, Charlie Nelson Fermilab, USA … and others