Very Low Profile Fully Buffered DIMM Bill Gervasi Vice President, DRAM Technology SimpleTech The subject matter of this presentation is a work in progress.

Slides:



Advertisements
Similar presentations
Assembly and Packaging TWG
Advertisements

Serial Presence Detect – Using It Effectively to Improve System Performance Bill Gervasi Technology Analyst
DDR SDRAM The Memory of Choice for Mobile Computing Bill Gervasi Technology Analyst, Transmeta Corporation Chairman, JEDEC Memory Parametrics
An International Technology Roadmap for Semiconductors
MEMORY TECHNOLOGY FOR SMALL FORM FACTOR SYSTEMS
Memory Modules Overview Spring, 2004 Bill Gervasi Senior Technologist, Netlist Chairman, JEDEC Small Modules & DRAM Packaging Committees.
Double Data Rate SDRAM – The Next Generation An overview of the industry roadmap for main system memory technology, and details on DDR which represents.
Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs Mrinmoy Ghosh Hsien-Hsin S. Lee School.
DDR3 Total Solution of Amphenol
© Copyright 2013 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice. Introducing the HP ProLiant.
DRAM Packages. Physical DRAM Packages Physically, the main memory in a system is a collection of –Chips or –Modules containing chips that are usually.
Future Vision of Memory Modules for DRAM Bill Gervasi Vice President, DRAM Technology SimpleTech
DDR2 Serial Presence Detect Revision 1.1 (& DIMM Labels) Bill Gervasi Senior Technologist, Netlist Chairman, JEDEC Small Modules & DRAM Packaging Committees.
June 2007 RAMP Tutorial BEE3 Update Chuck Thacker John Davis Microsoft Research 10 June, 2007.
SCOPIA V7.1 What’s New?. DISCLAIMER and CONFIDENTIALITY This presentation contains confidential information and can only be shared with partners under.
Exploring The Green Blade Ken Lutz University of California, Berkeley LoCal Retreat, June 8, 2009.
Module Production for The ATLAS Silicon Tracker (SCT) The SCT requirements: Hermetic lightweight tracker. 4 space-points detection up to pseudo rapidity.
Thermal Management Solutions from APW President Systems
MIGRATING FROM SDRAM TO DDR Bill Gervasi Vice Chairman, JEDEC Memory Timing Technology Analyst
STATUS OF THE CRESCENT FLEX- TAPES FOR THE ATLAS PIXEL DISKS G. Sidiropoulos 1.
Design of Heat Sinks P M V Subbarao Mechanical Engineering Department IIT Delhi Success Based on Cooling Challenges …….
Network Storage and Appliance Box Build By: Cubatic Engineering 01/09/2015.
Chip Carrier Package as an Alternative for Known Good Die
5.3 HS23 Blade Server. The HS23 blade server is a dual CPU socket blade running Intel´s new Xeon® processor, the E5-2600, and is the first IBM BladeCenter.
Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 FB-DIMM technology.
DDR MEMORY  NEW TCEHNOLOGY  BANDWIDTH  SREVERS, WORKSTATION  NEXT GENERATION OF SDRAM.
Confidential and Proprietary Information DDR333 – The New Wave Bill Gervasi Technology Analyst, Transmeta Corporation Chairman, JEDEC Memory Parametrics.
Optimal Fan Speed Control for Thermal Management of Servers UMass-Amherst Green Computing Seminar September 21 st, 2009.
Enabling Technologies for the Mass Storage Industry Dr
Introspective 3D Chips S. Mysore, B. Agrawal, N. Srivastava, S. Lin, K. Banerjee, T. Sherwood (UCSB), ASPLOS 2006 Shimin Chen (LBA Reading Group Presentation)
A mother board is the main circuit board for the computer system (hence the name mother board ) The mother board holds all of the other components of a.
© International Rectifier DirectFET  MOSFETs Double Current Density In High Current DC-DC Converters With Double Sided Cooling.
The RITC-1000 By: Jeremy Chatfield. The ASUS P5Q Deluxe Motherboard Socket 775 ATX Intel P45 Northbridge Chip Set 800/1066/1333/1600MHz Front side bus.
San Jose January 23-24, 2001 Taipei February 14-15, 2001 DDR Penetrates Mobile Computing Bill Gervasi Technology Analyst Chairman, JEDEC Memory Parametrics.
Analytical Modeling of Forced Convection in Slotted Plate Fin Heat Sinks P. Teertstra, J. R. Culham & M. M. Yovanovich Microelectronics Heat Transfer Laboratory.
BEE3 Updates June 13 th, 2007 Chuck Thacker, John Davis Microsoft Research Chen Chang UC Berkeley.
CoolRunner XPLA3 CPLD Overview - August 2000 File Number Here ®
Fan Out WLP Technology Packaging as 2, 3D System in Packaging Solution
Table of Content – High Power Connector Power + Signal, Blade Style Contact Table of Content – High Power Connector Power + Signal, Blade Style Contact.
Designing Applications Using DSP Modules
Total Embedded Solutions SubSystems. Total Embedded Solutions SubSystems Agenda SSD Background Embedded Products –MIPS based processor products –I/O cards.
Oct/07/2010Pixel PP0 opto replacement issues1 1 1 PP0 Opto Replacement Issues Philippe Grenier, Martin Kocian, Dave Nelson, Marco Oriunno, Su Dong, Charlie.
5.Linear Superposition Principle ( For Experiments ) This technique is extremely useful for effective thermal resistance characterization of thermal models.
1 Lecture 3: Memory Buffers and Scheduling Topics: buffers (FB-DIMM, RDIMM, LRDIMM, BoB, BOOM), memory blades, scheduling policies.
Raw Status Update Chips & Fabrics James Psota M.I.T. Computer Architecture Workshop 9/19/03.
1 Lecture 3: Memory Energy and Buffers Topics: Refresh, floorplan, buffers (SMB, FB-DIMM, BOOM), memory blades, HMC.
XIP – eXecute In Place Jiyong Park. 2 Contents Flash Memory How to Use Flash Memory Flash Translation Layers (Traditional) JFFS JFFS2 eXecute.
Chapter 1: Introduction to the Personal Computer
TI Information – Selective Disclosure
T-simulation OUTLINE Inputs to the T-simulation: chips, boards, crate mechanics and fan T-simulation performed into two steps: On large scale: simple AM.
Seth Pugsley, Jeffrey Jestes,
FTK infrastructure in USA15 Status and plans for 2015 A
Instructor Materials Chapter 1: Introduction to the Personal Computer
DRAM MARKET UPDATE November 2014
Design Package Contribution for Project Olympus US1-EPYC
Thermal Model Description
Thermal Simulation Discussion
NVMe SSD Form Factor Challenges
PRINTING PROBLEMS ? Most common issues:
Mechanical Discussion
Mechanical Discussion
Competitive Advantage of Registered Memory
Die Stacking (3D) Microarchitecture -- from Intel Corporation
Team P15441 Mini Air Sub-System Design Review
DDR SDRAM The Memory of Choice for Mobile Computing
August /29/12 © 2012 DE DIOS & ASSOCIATES. ALL RIGHTS RESERVED. Reproduction prohibited without prior permission.
Power Trench® Dual CoolTM
SOCIAL TECH TRUST CANVAS
Reduced Pin Count (RPCTM) DRAM Etron Technology Inc
Factors Driving Enterprise NVMeTM Growth
Presentation transcript:

Very Low Profile Fully Buffered DIMM Bill Gervasi Vice President, DRAM Technology SimpleTech The subject matter of this presentation is a work in progress. It had not been balloted or approved as a final JEDEC standard. Users should not rely on this presentation as indicative of the content of the final standard. JEDEC does not endorse the content of this presentation. The views expressed are solely those of the author(s).

The subject matter is a work in progress, not a final JEDEC standard. Fully Buffered DIMM Designed for needs of mid-range servers –Typically 8 or 16 FB-DIMM slots –4GB per slot by the time it is ramping (1Gb DRAMs)  32GB & 64GB servers –Only “standard” height is 30mm (1.2”) Need to penetrate broader markets to ensure success and reduce cost

The subject matter is a work in progress, not a final JEDEC standard. Form Factor Wars 1.2” (30mm) standard chosen in 1999 based on 1U server market projections But, market fragmenting –Blade needs 18.3mm (VLP) –1U needs 30mm (LP) –2U can use 38mm or taller OEMs “demand” one size fits all … but …

The subject matter is a work in progress, not a final JEDEC standard. High Profile Module 2U Server Side View Lots of headroom due to huge heat sinks Tall module (e.g., 38mm) fits fine Better thermal characteristics More DRAM supplier options 30mm 38mm CPU Heat Sink

The subject matter is a work in progress, not a final JEDEC standard. Standard Profile Module Angled Socket mm 2 Cool AirHeated Air Top View CPU 30 mm DIMM Blade Server

The subject matter is a work in progress, not a final JEDEC standard. Very Low Profile Module Angled Socket Vertical Socket 2 x 2200 mm 2 75% Reduction! Cool AirHeated Air Blade Server 30 mm DIMM 18.3 mm DIMM CPU Top View

The subject matter is a work in progress, not a final JEDEC standard. The VLP Form Factor mm (5.25”) 4 mm (0.158”) 14.3 mm (0.56”) Usable Layout Area 18.3 mm (0.72”)

The subject matter is a work in progress, not a final JEDEC standard. FB-DIMM Differentiation How to build a better FB-DIMM –Improved thermal solutions –How about a VLP FB-DIMM? Challenge #1: AMB is 19.2mm tall! Good thing guys like us like to pack 10 pounds into a 5 pound sack… 19.2 mm (0.76”) 24 mm (0.95”)

The subject matter is a work in progress, not a final JEDEC standard. FB-DIMM Differentiation Notice that the AMB has huge windows in the array This choice was based on some assumptions: –FB-DIMM must be possible in 6 layers –No blind vias required However, what if you’re willing to go to 8 layers and use blind vias?

The subject matter is a work in progress, not a final JEDEC standard. Honey, I Shrunk the AMB 655 ball AMB 29x23 ball array (ball pitch 0.8mm) 24.5 x 19.5mm package 510 ball VLP-AMB 31x17 ball array (ball pitch 0.8mm) 26 x 14mm package

The subject matter is a work in progress, not a final JEDEC standard. Can the AMB Be THAT Small? The AMB die size is not the limiter… it’s the number of balls on the package that defines its footprint.

The subject matter is a work in progress, not a final JEDEC standard. VLP FB-DIMM Stacked 2GB

The subject matter is a work in progress, not a final JEDEC standard. DRAM Size Max DRAM package supported in VLP = 12.3 x 14.3 mm This supports most 512Mb chips now 1Gb shrinks with 70 nm process –4GB VLP FB-DIMM enabled

The subject matter is a work in progress, not a final JEDEC standard. A Simpler Variation Primary-only interface – no southbound Uses 4-channel memory controller Eliminates 100 balls, 1W per AMB “Low End” FB-DIMM Controller “High End” FB-DIMM Controller

The subject matter is a work in progress, not a final JEDEC standard. Current Status Getting customer input on primary-only AMB Mechanical feasibility done Re-ballout analysis under way with AMB suppliers Thermal analysis under way –Improved airflow with lower ambient –Less radiating space –Heat sinking solutions to be developed Socket analysis begun

The subject matter is a work in progress, not a final JEDEC standard. Thank You Questions? Bill Gervasi