طراحی مدارهای منطقی نیمسال دوم 92-93 دانشگاه آزاد اسلامی واحد پرند.

Slides:



Advertisements
Similar presentations
Unit 9 Multiplexers, Decoders, and Programmable Logic Devices Ku-Yaw Chang Assistant Professor, Department of Computer Science.
Advertisements

Digital Design: Combinational Logic Blocks
Encoders Three-state devices Multiplexers
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 9 Programmable Configurations Read Only Memory (ROM) – –a fixed array of AND gates.
Programmable Logic Devices
Overview Part 2 – Combinational Logic
©2004 Brooks/Cole FIGURES FOR CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES Click the mouse to move to the next page. Use the ESC key.
CPEN Digital System Design
Implementing Logic Gates and Circuits Discussion D5.1.
Implementing Logic Gates and Circuits Discussion D5.3 Section 11-2.
Chapter 6 – Selected Design Topics Part 4 – Programmable Implementation Technologies Logic and Computer Design Fundamentals.
CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.

1 کلاس جبراني  پنجشنبه 26 فروردين: ساعت 8:00 صبح ميان ترم  سه شنبه 3 ارديبهشت: ساعت 9:30 صبح.
Programmable logic and FPGA
Multiplexers, Decoders, and Programmable Logic Devices
1 EE365 Three-state Outputs Encoders Multiplexers XOR gates.
Combinational Logic and Verilog
ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.
Digital Logic Design Lecture 18. Announcements HW 6 up on webpage, due on Thursday, 11/6.
EE365 Adv. Digital Circuit Design Clarkson University Lecture #8 Buffers, Drivers, Encoders, MUXs & XORs.
Programmable Array Logic (PAL) Fixed OR array programmable AND array Fixed OR array programmable AND array Easy to program Easy to program Poor flexibility.
IC Packages. 2 Integration SSI  Small-Scale Integration −Several gates in a package MSI  Medium-Scale Integration −Tens of gates in a package LSI 
Figure to-1 Multiplexer and Switch Analog
DIGITAL COMPONENTS By Sohaib.
Combinational Circuits Chapter 3 S. Dandamudi To be used with S. Dandamudi, “Fundamentals of Computer Organization and Design,” Springer, 2003.
Encoders Three-state Outputs Multiplexers XOR gates.
طراحی مدارهای منطقی نیمسال دوم دانشگاه آزاد اسلامی واحد پرند.
Unit 9 Multiplexers, Decoders, and Programmable Logic Devices
MSI Devices M. Mano & C. Kime: Logic and Computer Design Fundamentals (Chapter 5) Dr. Costas Kyriacou and Dr. Konstantinos Tatas ACOE161 - Digital Logic.
Unit 9 Multiplexers, Decoders, and Programmable Logic Devices Ku-Yaw Chang Assistant Professor, Department of Computer Science.
Digital Logic Operations and Functions. Basic Logic Operations Logic, as you know it, involves in a making of digital system. Logic, as you know it, involves.
PROGRAMMABLE LOGIC DEVICES (PLD)
1 DIGITAL ELECTRONICS. 2 OVERVIEW –electronic circuits capable of carrying out logical (boolean) and arithmetic operations on information stored as binary.
Memory and Programmable Logic Memory device: Device to which binary information is transferred for storage, and from which information is available for.
1 Lecture #7 EGR 277 – Digital Logic Reading Assignment: Chapter 4 in Digital Design, 3 rd Edition by Mano Chapter 4 – Combinational Logic Circuits A)
1 EE121 John Wakerly Lecture #6 Three-state Outputs Encoders Multiplexers XOR gates.
CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES
Chapter
Basic Sequential Components CT101 – Computing Systems Organization.
طراحی مدارهای منطقی نیمسال دوم دانشگاه آزاد اسلامی واحد پرند.
Programmable Logic Devices (PLDs)
CEC 220 Digital Circuit Design Timing Diagrams, MUXs, and Buffers Mon, Oct 5 CEC 220 Digital Circuit Design Slide 1 of 20.
CEC 220 Digital Circuit Design Timing Diagrams, MUXs, and Buffers Friday, February 14 CEC 220 Digital Circuit Design Slide 1 of 18.
CEC 220 Digital Circuit Design Timing Diagrams, MUXs, and Buffers
Magnitude Comparator A magnitude comparator is a combinational circuit that compares two numbers, A and B, and then determines their relative magnitudes.
Programmable logic devices. CS Digital LogicProgrammable Logic Device2 Outline PLAs PALs ROMs.
Digital Design Lecture 8 Combinatorial Logic (Continued)
CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.
CEC 220 Digital Circuit Design Decoders, Encoders, & ROM Wed, February 19 CEC 220 Digital Circuit Design Slide 1 of 18.
ACOE161 (Spring2007)MSI Devices1 Revision on MSI Devices M. Mano & C. Kime: Logic and Computer Design Fundamentals (Chapter 5)
Gunjeet Kaur Dronacharya Group of Institutions. Outline Introduction Random-Access Memory Memory Decoding Error Detection and Correction Programmable.
Programmable Logic Devices
Chapter- 9 Programmable Logic Devices DHADUK ANKITA ENRL NO Noble Engineering College- Junagadh.
This chapter in the book includes: Objectives Study Guide
ETE Digital Electronics
Digital Design Lecture 14
Sequential Programmable Devices
Sequential Logic Design
This chapter in the book includes: Objectives Study Guide
Dr. Clincy Professor of CS
This chapter in the book includes: Objectives Study Guide
CSCE 211: Digital Logic Design
CSCE 211: Digital Logic Design
ECE434a Advanced Digital Systems L02
Programmable Configurations
Dr. Clincy Professor of CS
CSCE 211: Digital Logic Design
CSCE 211: Digital Logic Design
FIGURE 5-1 MOS Transistor, Symbols, and Switch Models
Presentation transcript:

طراحی مدارهای منطقی نیمسال دوم دانشگاه آزاد اسلامی واحد پرند

طراحی مدارهای منطقی دانشگاه آزاد اسلامی واحد پرند ICs (Mux, Decoder, ROM, PLA, PAL)

Where are we?  Far now  Basic logic design  More complex integrated circuits (ICs)  Integrated circuits  Small-Scale Integration (SSI) Packages  typically contain one to four gates, six inverters, or one or two flip-flops  Medium-Scale Integration (MSI) Like  adders, multiplexers, decoders, registers, and counters Package  12 to 100 gates  Large-Scale Integration (LSI) Package  100 to a few thousand gates  Very-Large-Scale Integration (VLSI) Packge  Several thousand gates or more

Contents  Multiplexer  Three-state buffer  Decoder, Encoder  ROM  PLD  PLA  PAL  CPLD  FPGA

Multiplexer (MUX)  Multiplexer  A group of data inputs  A group of control inputs  The control inputs are used to select one of the data inputs and connect it to the output terminal

Multiplexer (MUX)  Multiplexer

Multiplexer (MUX)  Multiplexer 4:1  With Mux 2:1  Multiplexer 8:1  With Mux 2:1

Multiplexer (MUX)  Applications  Data selector =

Multiplexer (MUX)  Applications  Implement general logic functions

Multiplexer (MUX)  Multiplexer  High/low output  High/low enable

Three-State Buffer  Buffer  A gate output can only be connected to a limited number of other device inputs without degrading the performance of a digital system.  A simple buffer may be used to increase the driving capability of a gate output

Three-State Buffer  Three-State Buffer = Tri-State Buffer  Normally, a logic circuit will not operate correctly if the outputs of two or more gates or other logic devices are directly connected to each other  Use of three-state logic permits the outputs of two or more gates or other logic devices to be connected together  B open  High-impedance = Hi-Z

Three-State Buffer  Three-State Buffer = Tri-State Buffer

Three-State Buffer  Data selection

Three-State Buffer  4-Bit Adder with Four Sources for One Operand  Integrated Circuit with Bi-Directional Input-Output Pin

Decoder/Encoder  Decoder  n to 2 n  Generates all 2 n minterms/maxterms of the three input variables  Exactly one of the output lines will be 1 for each combination of the values of the input variables

Decoder/Encoder  4 to 10 Decoder

Decoder/Encoder  Example

Decoder/Encoder  Encoder  Reverse function of decoder  8-to-3 Priority Encoder

ROM  Read-Only Memory  An array of semiconductor devices that are interconnected to store an array of binary data  Data can be read out whenever desired, but the stored data cannot be changed under normal operating conditions

ROM  Read-Only Memory  Typical  32× 4, 512× 8

ROM  Read-Only Memory  One possible internal structure of 8× 4 ROM

ROM  Read-Only Memory  Example  Multiple-output combinatorial circuits

PLD  Programmable Logic Device  PLD  a general name for a digital integrated circuit  capable of being programmed to provide a variety of different logic functions  Changes in the design can easily be made by changing the programming of the PLD without having to change the wiring in the system

PLD  Programmable Logic Device  PLA  Programmable Logic Array  PLA with n inputs and m outputs can realize m functions of n variables

PLD  Programmable Logic Device  PLA  Programmable Logic Array

PLD  Programmable Logic Device  PLA  Programmable Logic Array

PLD  Programmable Logic Device  PAL  Programmable Array Logic  Special case of PLA AND array is programmable and the OR array is fixed Less expensive than PLA Easier to program

PLD  Programmable Logic Device  PAL  Programmable Array Logic  Example  Full-Adder

PLA vs. PAL vs. ROM  PLA/PAL  AND array  ROM  decoder  PLA/PAL  SOP  ROM  Truth table ANDOR PLAProgrammable PALProgrammableFixed ROMFixedProgrammable