Ronald J. Erickson Masters Project Thesis. By utilizing a fab-less manufacturing system it allows the company stay price competitive. However by using.

Slides:



Advertisements
Similar presentations
IC TESTING.
Advertisements

18 July 2001 Work In Progress – Not for Publication 2001 ITRS Test Chapter ITRS Test ITWG Mike Rodgers Don Edenfeld.
Integration of MBSE and Virtual Engineering for Detailed Design
Katherine Jenny Thompson
CIS 376 Bruce R. Maxim UM-Dearborn
WP3 High Availability Drives Electrical Machines and Drives Research Group University of Sheffield Dr. Georges El Murr
Automation I. Introduction. transmitter actuator Structure of control system Process or plant Material flow sensorstransducers actuating units actuating.
Clock distributions (v.9a)1 CENG3480_B1 Digital System Clock Reference: Chapter11 of High speed digital design, by Johnson and Graham.
Properties of cast resin transformers
University of Colorado at Colorado Springs Ronald Erickson as part of the requirements for the degree of Master of Engineering in Software Engineering.
Class Session #2 Numerically Summarizing Data
Wafer Level Packaging: A Foundry Perspective
Worst Case Analysis Using Analog Workbench by Andrew G. Bell ITT Industries.
Integrated Circuits (ICs)
Robust Low Power VLSI ECE 7502 S2015 Burn-in/Stress Test for Reliability: Reducing burn-in time through high-voltage stress test and Weibull statistical.
BURN-IN, RELIABILITY TESTING, AND MANUFACTURING OF SEMICONDUCTORS
Characterisation and Reliability testing of THz Schottky diodes. By Chris Price Supervisor: Dr Byron Alderman December 2006 Preliminary.
FAILURE ANALYSIS ELECTRICAL CHARACTERIZATION SCHOOL OF MICROELECTRONICS KUKUM.
Principles of Information Systems, Sixth Edition 1 Systems Investigation and Analysis Chapter 12.
SIMULATION. Simulation Definition of Simulation Simulation Methodology Proposing a New Experiment Considerations When Using Computer Models Types of Simulations.
During a mains supply interruption the entire protected network is dependent on the integrity of the UPS battery as a secondary source of energy. A potential.
3-Dimensional IC Fabrication Dominic DelVecchio Bradley Hensel.
Introduction to Computer Technology
Impromptu Data Extraction and Analysis Data Mining and Analytics Framework for VLSI Designs Sandeep P
Software Testing Verification and validation planning Software inspections Software Inspection vs. Testing Automated static analysis Cleanroom software.
PRESENTATION ON MODELLING AND SIMULATIONS NAME:Shantanu Shukla.
EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 2 CMOS.
CRESCENDO Full virtuality in design and product development within the extended enterprise Naples, 28 Nov
Integrating Reserve Risk Models into Economic Capital Models Stuart White, Corporate Actuary Casualty Loss Reserve Seminar, Washington D.C September.
SOFTWARE ENGINEERING1 Introduction. Software Software (IEEE): collection of programs, procedures, rules, and associated documentation and data SOFTWARE.
ITRS Factory Integration Difficult Challenges Last Updated: 30 May 2003.
EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 4 Programmable.
Relationship Between in-situ Information and ex-situ Metrology in Metal Etch Processes Jill Card, An Cao, Wai Chan, Bill Martin, Yi-Min Lai IBEX Process.
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
Process Monitor/TID Characterization Valencia M. Joyner.
JPL’s Commercial Off-The-Shelf (COTS) Program
©Ian Sommerville 2004Software Engineering, 7th edition. Chapter 22 Slide 1 Software Verification, Validation and Testing.
J1879 Robustness Validation Hand Book A Joint SAE, ZVEI, JSAE, AEC Automotive Electronics Robustness Validation Plan The current qualification and verification.
An Unobtrusive Debugging Methodology for Actel AX and RTAX-S FPGAs Jonathan Alexander Applications Consulting Manager Actel Corporation MAPLD 2004.
Process Variation Mohammad Sharifkhani. Reading Textbook, Chapter 6 A paper in the reference.
Principles of Information Systems, Sixth Edition Systems Investigation and Analysis Chapter 12.
McGraw-Hill/Irwin © 2006 The McGraw-Hill Companies, Inc., All Rights Reserved. 1.
1 Yield Analysis and Increasing Engineering Efficiency Spotfire Users Conference 10/15/2003 William Pressnall, Scott Lacey.
SEMINAR PRESENTATION ON IC FABRICATION PROCESS PREPARED BY: GUIDED BY: VAIBHAV RAJPUT(12BEC102) Dr. USHA MEHTA SOURABH JAIN(12BEC098)
Cmpe 589 Spring 2006 Lecture 2. Software Engineering Definition –A strategy for producing high quality software.
NASA/Air Force Cost Model presented by Keith Smith Science Applications International Corporation 2002 SCEA National Conference June
Principles of Information Systems, Sixth Edition Systems Investigation and Analysis Chapter 12.
McGraw-Hill/Irwin Copyright © 2009 by The McGraw-Hill Companies, Inc. All rights reserved.
EE415 VLSI Design THE INVERTER [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
PIONEERING WITH PASSION ©Tesat-Spacecom GmbH & Co.KG PIONEERING WITH PASSION PROPRIETARY INFORMATION ©Tesat-Spacecom GmbH & Co.KG reserves all rights.
Physical Properties of Logic Devices Technician Series Created Mar
Chapter 5 Describing Distributions Numerically Describing a Quantitative Variable using Percentiles Percentile –A given percent of the observations are.
Chapter 6: Descriptive Statistics. Learning Objectives Describe statistical measures used in descriptive statistics Compute measures of central tendency.
PACKAGE FABRICATION TECHNOLOGY Submitted By: Prashant singh.
DESIGN OF LATERAL MOSFET IN SILICON CARBIDE
P RESENTATION ON MONOLITHIC MICROWAVE INTEGRATED CIRCUITS PASSIVE COMPONENTS SUBMITTED BY:- AJAY KAUSHIK(088/ECE/09 ) NAMAN KUMAR(082/ECE/09 )
Project Cost Management
Infineon CoolIR2DieTM Power Module
Integrated Circuits.
An Unobtrusive Debugging Methodology for Actel AX and RTAX-S FPGAs
OVERVIEW Impact of Modelling and simulation in Mechatronics system
Technology advancement in computer architecture
Measures of Central Tendency
U4D3 Warmup: Find the mean (rounded to the nearest tenth) and median for the following data: 73, 50, 72, 70, 70, 84, 85, 89, 89, 70, 73, 70, 72, 74 Mean:
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
Process & Product checks
J1879 Robustness Validation Hand Book A Joint SAE, ZVEI, JSAE, AEC Automotive Electronics Robustness Validation Plan Robustness Diagram Trends and Challenges.
FIELD EFFECT TRANSISTOR
An Introduction to Software Architecture
Honors Statistics Review Chapters 4 - 5
Presentation transcript:

Ronald J. Erickson Masters Project Thesis

By utilizing a fab-less manufacturing system it allows the company stay price competitive. However by using different suppliers many differing failure mechanisms can be introduced into the final integrated circuits. Integrated circuit defects are discovered during the electrical test of the integrated circuit. These tests are performed on wafers and packaged devices Radiation tolerant and specialty integrated circuits typically are only built in small quantities. Radiation tolerant circuits require nonstandard materials, incorporating epitaxial layers, insulating substrates, annular transistors, and doped trenches in the silicon that enhance radiation tolerance

Using differing wafer fabs, most companies have begun inserting standardized transistor cell structures in the streets of the wafer. This type of testing is only available at wafer probe test. High reliability devices require testing at different intervals of the manufacturing process. Wafer Die Street Wafer Die Street Sawn

Fab-less companies have the potential of large deviations in material parametrics that must be screened for out of family measurements. Generally because it cheaper to replace the device than it is to electrically test the device at package level. Most commercial manufacturers have been willing to trade reliability for economics. Typical service life tends to be longer for military systems and aerospace applications, high reliability devices must be tested at higher level at package to ensure compliance.

Wafer fabrication defects –transistor doping, oxide breakdown, interconnect and poly stringers –opens, shorts, resistive metals, bridging materials –metallization stability issues, dissimilar metals like AL & CU. Potential device assembly defects –wafer back-grind, wafer saw, die preparation –device package defects including trace length, & integrity, package leads –solder ball integrity, die attach, wire bond, hermetic lid seal Environmental defects on the package and die are caused by simulating –temperature cycle, temperature shock, mechanical vibration –centrifuge, high humidity, salt environment –accelerated and dynamic electrical burn-in causing infant mortality – total ionizing dose (TID), gamma radiation effects on gate oxides, Single Effects SEU, SEL As a minimum the digital circuit DC parametric tests performed at electrical test are –Continuity, power shorts, input leakage, output tri-state leakage –quiescent power, active power, input and output thresholds –minimum voltage operation High Reliability circuit measurements usually include the AC electrical parameters –data propagation, input set-up, output/input hold input rise, input fall, clock duty cycle

Devices are generally placed in service on a system that is in a high altitude or a space. They also impact national security when placed in airport scanners Expensive and risky to send an astronaut to replace a small faulty integrated circuit or subsystem in space repair of the Hubble space telescope was valued at 1.1 billion dollars. It is highly visible when a space system fails, the potential government fines and lost business can easily drive a small company into bankruptcy and out of business

Design a tool that processes small lots of device parametric data. Performs a robust statistical analysis of the parametric data to screen out of family parametrics within a lot, product line, technology, or fab. In the real world the need to make decisions and then get on to other business matters is incredibly important.

Requirements were based on brainstorming discussions with stakeholders. Input distribution of data, analyze the data for a normal Gaussian bell curve distribution, Perform outlier 75% percentile analysis Present to the user as a histogram without outliers Outliers are shown are clipped by the 12.5% percentile and 87.5% percentile Non-normal distributions are presented in a histogram format so the user can set the lower and upper fences of the data-set before outlier 75% percentile analysis.

The basic stages –Software requirements –Design –Construction –Testing –Maintenance CMMI Capability Maturity Model Integration a measure of the software process maturity. Advanced stages –Software configuration management, tools, quality, process, and knowledge areas

Platform base code would be C# used to as the prototype test vehicle, was originally F#. SQL server supported database implemented relatively easily because of.NET framework. Differing architecture of the integrated circuit. Some parametric values will correlate can used to detect parametric trending within the wafer fab. This project implemented a 75% percentile analysis of the normalized data identified by the Anderson-Darling test as the basic default operation.

75% percentile analysis of normalized data

Requires User Intervention

Min, Max, Median, Mean, Std Deviation 75% percentile with 12.5% lower & upper 87.5% 75QRange = 87.5% % Q1 = 25% quartile, Q3 = 75% quartile, IQR = Interquartile Range delta Q1 and Q3, MadSigma= Median Absolute Deviation Norm1 = Jarque–Bera test a goodness-of-fit measure from normality, based on kurtosis and skewness Skew = is a measure of the asymmetry, is distribution weighted left or right? Kurtosis = measure of peakedness, the higher the value the more extreme the outliers. Anderson-Darling test p-value > 0.05 for comparison to published critical values

The Anderson-Darling test while having excellent theoretical properties has limitations. Severely affected by ties in the data. Ties are data points or values that match exactly other data Anderson-Darling will frequently reject the data as non-normal

Overcome the limitation of Anderson- Darling on data ties Investigated clustering the data by using a hybrid format with the standard deviation.

Mathematical equation k-sample Anderson-Darling test

Integrated circuits designs defects of are only discovered during the electrical test of the device. Fab-less company introduces even more risk to the development of quality product Radiation tolerant circuits are built in small quantities. The use of non-standard materials makes out of family detection much more difficult Small lot data being used to guarantee a very high FIT rate. high reliable products that provide service within a mission critical sub system.

Anderson-Darling limitations on ties in data –Loss of automated functionality, required user intervention The requirements phase of this project evidenced a lack of appreciation for the true complexity of the project The problem domain was documented as a set of requirements by managerial stakeholders only. Design phase a significant amount of additional methods that became more complex to implement as important algorithms of the system

Required additional research to indentify future enhancements to the system. –K-means clustering, Std Deviation, Anderson- Darling hybrid –k-sample Anderson-Darling testing These methodologies require research before implementation More robust test modules for testing these complex algorithms