ICS – Software Engineering Group 1 SNS Power Supply Control Sheng Peng.

Slides:



Advertisements
Similar presentations
Dr A Sahu Dept of Comp Sc & Engg. IIT Guwahati I/O + Timer 8155 I/O + Timer 8255 I/O 8255 I/O 8253/54 Timer 8253/54 Timer 2 Port (A,B), No Bidirectional.
Advertisements

MC68HC11 System Overview. System block diagram (A8 version)
What is Arduino?  Arduino is a ATMEL 168 micro-controller kit designed specially for small projects  User friendly IDE(Integrated Development Environment)
Sistemi Elettronici Programmabili13-1 MULTI OSC + CLOCK FILTER LVD POWER SUPPLY CONTROL 8 BIT CORE ALU PROGRAM MEMORY RAM I2CI2C PORT A SPI PORT B 16-BIT.
6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.
1/1/ / faculty of Electrical Engineering eindhoven university of technology Architectures of Digital Information Systems Part 1: Interrupts and DMA dr.ir.
1/1/ / faculty of Electrical Engineering eindhoven university of technology Processor support devices Part 1:Interrupts and shared memory dr.ir. A.C. Verschueren.
Data Acquisition Concepts Data Translation, Inc. Basics of Data Acquisition.
Oscilloscope Watch Teardown. Agenda History and General overview Hardware design: – Block diagram and general overview – Choice of the microcontroller.
Pohang Accelerator Laboratory POSTECH EPICS Collaboration Meeting RICOTTI, Tokai, JAPAN EPICS collaboration meeting 2004 Dec , 2004 RICOTTI,
EPICS Collaboration Meeting, Hsinchu, Taiwan, June, 2011 NSLS-II Power Supply Control System Yuke Tian Accelerator Division Photon Science Directory Brookhaven.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
PALM-3000 ATST/BBSO Visit Stephen Guiwits P3K System Hardware 126 Cahill February 11, 2010.
4 Dec 2001First ideas for readout/DAQ1 Paul Dauncey Imperial College Contributions from all of UK: result of brainstorming meeting in Birmingham on 13.
Elliot Buller Luke Ciavonne Mehdi Mehrpartou Advisor: Dr. Steven Reising.
Renesas Electronics America Inc. © 2012 Renesas Electronics America Inc. All rights reserved. Class ID: CL06B Sensors Fundamentals Dragos Bogdan, MCU Application.
David MacNair POWER SUPPLY 3/30/20061 Ethernet Power Supply Controller.
18. June 2003EPICS WS Control of Digital Power Supplies Andreas Lüdeke Swiss Light Source / PSI 20 May 2003 EPICS Collaboration Meeting.
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
Power Supply Controller Architecture
SNS Integrated Control System EPICS Collaboration Meeting SNS Machine Protection System SNS Timing System Coles Sibley xxxx/vlb.
September 22, 2005 ESF Workshop-Perugia 1 Virgo Control Electronic upgrade Annecy/Pisa/EGO B.Mours.
Renesas Electronics Europe GmbH A © 2010 Renesas Electronics Corporation. All rights reserved. RL78 Clock Generator.
APS BPM and power supply applications on micro-IOCs W. Eric Norum
Application Protocol for Veris E30 Panel-board Monitoring System Jaein Jeong UC Berkeley LoCal Workshop Oct 5 th, 2009.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
8 May 2001EPICS Group3 Carl Lionberger1 EPICS Support for Group3 Control System Carl Lionberger Group3™ optical-fiber-connected I/O Software and operational.
Digital Interface for MCOR’s Stan Cohen Albuquerque, NM From the June 9, 2005 presentation by Dr. Stan Cohen - notes on slides 11 and 12 added.
SNS Integrated Control System SNS Timing Master LA-UR Eric Bjorklund.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Dariusz Makowski, Technical University of Łódź LLRF review, DESY, 3-4 December 2007 Advanced.
February 17-18, 2010 R&D ERL Bob Lambiase R&D ERL Power Supplies Bob Lambiase February 17-18, 2010 Power Supplies.
PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.
Power Supply Control at NSLS-II Yuke Tian Control Group, NSLS-II, BNL (May 1, 2009 EPICS Collaboration Meeting, Vancouver)
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
Ethernet Based Embedded IOC for FEL Control Systems J. Yan, D. Sexton, Al Grippo, W. Moore, and K. Jordan ICALEPCS 2007 October 19, 2007 Knoxville Convention.
Students:Alexander Kinko Roni Lavi Instructor:Inna Rivkin Duration:2 Semesters Midterm Presentation Part 1 - Spring 2008 Midterm Presentation Part 1 -
Advanced Microprocessor1 I/O Interface Programmable Interval Timer: 8254 Three independent 16-bit programmable counters (timers). Each capable in counting.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
Control Group April 26, 2006 Progress of Control System Presented by C.H. Wang Control Group Accelerator Center of IHEP IMAC, April
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
Magnet Controls GroupOctober 4, Scope, Cost Estimate and Schedule To Complete The LCLS Magnet PS Controls P Bellomo and Kristi Luchini.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
K. Luchini LCLS Injector /BC1 Magnet PS Final Design Review, March 30, Injector and BC1 Magnet PS Controls K. Luchini.
KHz-SLR PC Board Eastbourne, October 2005 for kHz SLR Complete PC Board.
Fast Fault Finder A Machine Protection Component.
The ATF Damping Ring BPM Upgrade Nathan Eddy, Eliana Gianfelice-Wendt Fermilab for the ATF Damping Ring BPM Team.
LCLS Control Group Power Supply Control Power Supply System Cost Possible solutions Embedded micro IOC MacNair’s solution PSI solution SNS solution.
Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.
CAN-Bus Logger Characterization presentation Apr. 19, 2009 Elad Barzilay Idan Cohen-Gindi Supervisor: Boaz Mizrahi.
PSI Power Supply Controls MedAustron Controls Workshop 1 PR a-FMO-PSI_Power_Supply_Controls.pptx F. Moser - PSI Power Supply Controls 1.
Analog Capture- Port E. Digital to Analog and Analog to Digital Conversion D/A or DAC and A/D or ADC.
SDR 7 Jun Associated Electronics Package (AEP) Curtis Ingraham.
1 BROOKHAVEN SCIENCE ASSOCIATES Power Supply Status George Ganetis Power Supply Status ASAC Review October 22-23, 2009.
High Speed Digital Systems Lab Spring/Winter 2010 Project definition Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of an A/D.
K. Luchini LCLS Injector /BC1 Magnet PS Final Design Review, March 30, Injector and BC1 Magnet PS Controls K. Luchini.
Robert C. Sass Sheng Peng LCLS Upgrade Review June IOC Requirements 1 LCLS Phase I Upgrade; IOC CAMAC Support Requirements Robert C. Sass Sheng.
New digital readout of HFRAMDON neutron counters Proposal Version 2.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
CAPS FID Interface Board Midterm Presentation I Odai Ali James Owens Joshua Roybal.
Magnet Low Current PS Upgrade Kristi Luchini,Sandeep Babel, Till Straumann, Mitch D’Ewart, Briant Lam, Dave MacNair May 19, 2016 VME to Emedded Industrial.
Xilinx V4 Single Event Effects (SEE) High-Speed Testing Melanie D. Berg/MEI – Principal Investigator Hak Kim, Mark Friendlich/MEI.
SNS Integrated Control System ORACLE –JERI DB Generation April 27, 2004 Coles Sibley Jeff Patton.
Status of the Merlin Readout System
Introduction to Microprocessors and Microcontrollers
TPC electronics Atsushi Taketani
EEG Probe Project Grant G. Connell.
Power Supply Control for BEPCII
Series 5300 Lithium Cell Formation System
Command and Data Handling
Presentation transcript:

ICS – Software Engineering Group 1 SNS Power Supply Control Sheng Peng

ICS – Software Engineering Group 2 Overview l Power supplies are from different vendors »IE power, Danfysik, Alpha … l Power supplies have different capability »+/- 20 Amps, +/- 35 Volts stackable »+525 Amps, +35 Volts »+400 Amps, +20 Volts »+375 Amps, +80 Volts »+390 Amps, +24 Volts »+700 Amps, +18 Volts »+900 Amps, +51 Volts »+1300 Amps, +95 Volts »+1405 Amps, +390 Volts »+4000 Amps, +18 Volts »+6000 Amps, +440 Volts »+185 Amps, +27 Volts »+1400 Amps, +800 Volts »+2200 Amps, Volts »+20 Amps, +75 Volts »+40 Amps, +75 Volts »… l Uniform control interface for most of power supplies »SNS Power Supply Controller (PSC)/Power Supply Interface (PSI) »EPICS based software

ICS – Software Engineering Group 3 Revisons l PSC »6U single wide VME board for operation »1U rack mounted for PSI test and calibration »PSC based function generator (RHIC only) l PSI »1U rack mounted for rack mounted/standalone power supply »6U single wide VME board for VME-style power supply »“Higher speed less ADC” PSI (Under development in RHIC)

ICS – Software Engineering Group 4 Power Supplies in SNS

ICS – Software Engineering Group 5 Automated Power Supply Test and Calibration

ICS – Software Engineering Group 6 PSC/PSI Software

ICS – Software Engineering Group 7 PSC/PSI Hardware PSI and VME with CPU and PSC PSC PSI CPU

ICS – Software Engineering Group 8 PSI

ICS – Software Engineering Group 9 PSC/PSI in SNS l PSC/PSI is the SNS standard interface to every power supply l PSI (Power Supply Interface) »Installed with every power supply »One 16-bit DAC with jumper selectable Unipolar/Bipolar mode »Four 16-bit ADCs »Self calibration »15 bits digital out with selectable static or 100ms pulse mode »16 bits digital in »Fiber link to PSC, 9-pin analog connector/37 pin digital connector to power supply l PSC (Power Supply Controller) »Customized VME board with serial port available »Fiber link to PSI »Support 6 power supplies per board »128K circular buffer per channel to save 5458 samples »Software or hardware triggered read/write up to 5KHz »Burst read up to 10K samples/second (BNL is upgrading it to 100K)

ICS – Software Engineering Group 10 Communication Protocol/Real-time performance l CPU  PSC »Communicate thru VME bus backplane »All registers are memory mapped »Large circular buffer holds read back »Typical VME access cycle is 0.5~1.0 µs/word l PSC  PSI »Multimode fiber with SC connector »5MHz carrier, upgradeable to 50MHz »Each frame consist of 1 start bit, 1 byte frame ID, 3 bytes data, 1 byte CRC and 2 stop bits. So 43bits(8.6µs)/Frame in total. »Setpoint/command needs only 1 frame (plus 1 echo) »Readback needs 7 frames (1 request, 6 response) »Whole write action takes ~20µs (include DAC setup time) »Whole read action takes ~80µs

ICS – Software Engineering Group 11 Portable Power Supply Test Stand

ICS – Software Engineering Group 12 Long Term Reliability Test Stand Each VME Has 4 PSC’s Each Rack Has 24 PSI’s Running at up to 4000Hz for several months Many 10^12 messages without CRC or timeout errors.

ICS – Software Engineering Group 13 Electrical performance (Some test results) l Fiber interface provides the best electrical isolation l ADC Reading Accuracy

ICS – Software Engineering Group 14 Some Test Results l ADC Linearity Test »Approximately 1-bit (300uvolts) variation from –10v to +10v input.

ICS – Software Engineering Group 15 Some Test Results l ADC Temperature Stability 300uvolts = 1 bit Approximately ½ bit change with 10 degree F change in temp.

ICS – Software Engineering Group 16 Cost l There are two choice to get PSC/PSI »Buy as COTS from Apogee Labs »Get design then have a manufacturer to build it l PSI »RHIC built it recently with a small amount: $895 each »RHIC built revised PSC with a small amount: $1600 each »Apogee Labs ask for $ (~$2000 for BNL) per board with the order more than 100 boards »Assume we buy PSC from Apogee Labs and build PSI like RHIC did, the cost will be $895 + $ /6 = ~$1380/PS »If we build PSC too, the target cost should be ~$1150/PS

ICS – Software Engineering Group 17 Status l In use at NSRL and SNS »DC power supplies 100ppm accuracy »60Hz triggered read/write l Preliminary use at IHEP » planned for BEPC-II l Under evaluation for other BNL applications l Design owned by BNL l EPICS S/W freely available

ICS – Software Engineering Group 18 Summary l PSC/PSI combination can be a cost-effective solution l H/W is proven reliable l H/W design is “open” l EPICS S/W is available l User community is growing