Presented By Chandra Shekar Reddy.Y 11/5/20081Computer Architecture & Design.

Slides:

Advertisements

Similar presentations

Computer Organization, Bus Structure

Advertisements

CS-334: Computer Architecture

FIU Chapter 7: Input/Output Jerome Crooks Panyawat Chiamprasert

Lecture Objectives: 1)Explain the limitations of flash memory. 2)Define wear leveling. 3)Define the term IO Transaction 4)Define the terms synchronous.

Input-output and Communication Prof. Sin-Min Lee Department of Computer Science.

04/16/2010CSCI 315 Operating Systems Design1 I/O Systems Notice: The slides for this lecture have been largely based on those accompanying an earlier edition.

Input-Output Problems L1 Prof. Sin-Min Lee Department of Mathematics and Computer Science.

Computer Organization and Assembly language

1 COSC 3P92 Cosc 3P92 Week 11 Lecture slides Violence is the last refuge of the incompetent. Isaac Asimov, Salvor Hardin in "Foundation"

External Devices I/O Modules Programmed I/O Interrupt Driven I/O Direct Memory Access I/O Channels and Processors.

Chapter 13: I/O Systems I/O Hardware Application I/O Interface

Copyright ©: Nahrstedt, Angrave, Abdelzaher

INPUT-OUTPUT ORGANIZATION

Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.

3/11/2002CSE Input/Output Input/Output Control Datapath Memory Processor Input Output Memory Input Output Network Control Datapath Processor.

Chapter 10: Input / Output Devices Dr Mohamed Menacer Taibah University

I/O Sub-System CT101 – Computing Systems.

1 (Based on text: David A. Patterson & John L. Hennessy, Computer Organization and Design: The Hardware/Software Interface, 3 rd Ed., Morgan Kaufmann,

Input and Output Computer Organization and Assembly Language: Module 9.

NETW 3005 I/O Systems. Reading For this lecture, you should have read Chapter 13 (Sections 1-4, 7). NETW3005 (Operating Systems) Lecture 10 - I/O Systems2.

MICROPROCESSOR INPUT/OUTPUT

Input/Output. I/O Initiation & Control  Transfer of data between circuitry external to the microprocessor and the microprocessor itself.  Transfer of.

Interrupts and DMA CSCI The Role of the Operating System in Performing I/O Two main jobs of a computer are: –Processing –Performing I/O manage and.

1 Lecture 20: I/O n I/O hardware n I/O structure n communication with controllers n device interrupts n device drivers n streams.

1. Introduction 2. Methods for I/O Operations 3. Buses 4. Liquid Crystal Displays 5. Other Types of Displays 6. Graphics Adapters 7. Optical Discs 10/01/20151Input/Output.

Computer Architecture and Organization Introduction.

© Janice Regan, CMPT 300, May CMPT 300 Introduction to Operating Systems Principles of I/0 hardware.

CHAPTER 3 TOP LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION

CS 342 – Operating Systems Spring 2003 © Ibrahim Korpeoglu Bilkent University1 Input/Output CS 342 – Operating Systems Ibrahim Korpeoglu Bilkent University.

(More) Interfacing concepts. Introduction Overview of I/O operations Programmed I/O – Standard I/O – Memory Mapped I/O Device synchronization Readings:

Chapter 1 Introduction. Architecture & Organization 1 Architecture is those attributes visible to the programmer —Instruction set, number of bits used.

I/O management is a major component of operating system design and operation Important aspect of computer operation I/O devices vary greatly Various methods.

Dr Mohamed Menacer College of Computer Science and Engineering Taibah University CE-321: Computer.

COMPUTER ORGANIZATIONS CSNB123 NSMS2013 Ver.1Systems and Networking1.

Input/Output Computer component : Input/Output I/O Modules External Devices I/O Modules Function and Structure I/O Operation Techniques I/O Channels and.

I/O Computer Organization II 1 Interconnecting Components Need interconnections between – CPU, memory, I/O controllers Bus: shared communication channel.

August 1, 2001Systems Architecture II1 Systems Architecture II (CS ) Lecture 9: I/O Devices and Communication Buses * Jeremy R. Johnson Wednesday,

Real Time Operating Systems Memory Management & Device Control.

Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.

Computer System Internal components - The processor - Main memory - I / O controllers - Buses External components (peripherals). These include: - keyboard.

Input-Output Organization

Modes of transfer in computer

CH10 Input/Output DDDData Transfer EEEExternal Devices IIII/O Modules PPPProgrammed I/O IIIInterrupt-Driven I/O DDDDirect Memory.

7. Peripherals 7.1 Introduction of peripheral devices Computer Studies (AL)

Interrupt driven I/O. MIPS RISC Exception Mechanism The processor operates in The processor operates in user mode user mode kernel mode kernel mode Access.

L/O/G/O Input Output Chapter 4 CS.216 Computer Architecture and Organization.

CS2100 Computer Organisation Input/Output – Own reading only (AY2015/6) Semester 1 Adapted from David Patternson’s lecture slides:

Chapter 13 – I/O Systems (Pgs ). Devices  Two conflicting properties A. Growing uniformity in interfaces (both h/w and s/w): e.g., USB, TWAIN.

Chapter 6 Storage and Other I/O Topics. Chapter 6 — Storage and Other I/O Topics — 2 Introduction I/O devices can be characterized by Behaviour: input,

Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.

IT3002 Computer Architecture

Interrupt driven I/O Computer Organization and Assembly Language: Module 12.

Processor Memory Processor-memory bus I/O Device Bus Adapter I/O Device I/O Device Bus Adapter I/O Device I/O Device Expansion bus I/O Bus.

Input Output Techniques Programmed Interrupt driven Direct Memory Access (DMA)

بسم الله الرحمن الرحيم MEMORY AND I/O.

1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.

Direct Memory Access (DMA) Department of Computer Engineering, M.S.P.V.L. Polytechnic College, Pavoorchatram. A Presentation On.

ECE 456 Computer Architecture Lecture #9 – Input/Output Instructor: Dr. Honggang Wang Fall 2013.

10/15: Lecture Topics Input/Output –Types of I/O Devices –How devices communicate with the rest of the system communicating with the processor communicating.

CSCI 315 Operating Systems Design

Operating Systems Chapter 5: Input/Output Management

Chapter 13: I/O Systems.

Chapter 13: I/O Systems “The two main jobs of a computer are I/O and [CPU] processing. In many cases, the main job is I/O, and the [CPU] processing is.

Presentation transcript:

Presented By Chandra Shekar Reddy.Y 11/5/20081Computer Architecture & Design

Introduction  I/O systems generally place greater emphasis on dependability & cost.  I/O systems must also plan for expandability and diversity of devices.  Performance plays a small role for I/O systems. 11/5/20082Computer Architecture & Design

Diversity of I/O systems Three characteristics are useful in organizing the wide variety of I/O systems.  Behavior : Input (read once), Output (write only) or storage  Partner : Either Human or a machine at the end of the I/O device.  Data rate : The peak rate at which the data can be transferred between the i/o devices and main memeory or processor. Ex : A key board, i/p device used by a human with data rate about 10 bytes per second. 11/5/20083Computer Architecture & Design

A typical collection of I/O devices 11/5/20084Computer Architecture & Design

Typical I/O devices 11/5/20085Computer Architecture & Design

Interfacing I/O devices to processor memory and operating systems Giving Commands to i/o devices Basically two techniques are used to address the devices. 1.Memory-mapped I/O : An i/o scheme in which portions of address space are assigned to i/o devices. Ex : Simple printer has 2 i/o device registers. a. Status register : It contains done bit and error bit. b. Data register : The data to be printed is put into this register. 11/5/20086Computer Architecture & Design

2. Alternative method is to use dedicated i/o instructions in the processor.  These specify both the device no. and command word.  The processor communicates via a set of wires normally included as a part of i/o bus.  Commands can be transmitted over data lines in the bus. Ex : Intel IA32, IBM /5/20087Computer Architecture & Design

Communicating with the processor.  Polling : The process of periodically checking the status of the i/o devices to determine the need to service the devices. Disadvantage : Waste of processor time.  Interrupt Driven i/o Systems : It employs i/o interrupts to indicate the processor that an i/o device needs attention. A system can use either vector interrupts or an exception cause register. 11/5/20088Computer Architecture & Design

The status register determines who can interrupt the computer. A more refined blocking of interrupts is available in the interrupt mask field. There is a bit in the mask corresponding each bit in the pending interrupt field of cause register. 11/5/20089Computer Architecture & Design

Transferring the data between a device and memory  Polling and i/o interrupts are the basic methods for implementing data transfer.  Direct Memory Access : A mechanism that provides a driver controller the ability to transfer the data directly to or from memory with out involving the processor. 11/5/200810Computer Architecture & Design

Conclusion  I/O systems are evaluated on several different characteristics : Dependability,variety of i/o devices supported, cost.  These goals lead to widely varying schemes for interfacing i/o devices. 11/5/200811Computer Architecture & Design

References Computer Organization & Design – David Patterson John L. Hennessy /5/200812Computer Architecture & Design