ECE/ChE 4752: Microelectronics Processing Laboratory

Slides:



Advertisements
Similar presentations
Sputtering Eyal Ginsburg WW49/00.
Advertisements

Sputtering Eyal Ginsburg WW46/02.
Thermo-compression Bonding
FABRICATION PROCESSES
BEOL Al & Cu.
CHAPTER 8: THERMAL PROCESS (continued). Diffusion Process The process of materials move from high concentration regions to low concentration regions,
Trench Effects in Copper Electroplating Student: Oleg Gurinovich Industry: Novellus Systems Advisor: Dr. Stacy Gleixner John Kelly, Jim Stimmell, Chiu.
Thin-Film Evaporation Process
Chapter 2 Modern CMOS technology
ECE/ChE 4752: Microelectronics Processing Laboratory
Silicon Oxidation ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May January 15, 2004.
1 Microelectronics Processing Course - J. Salzman - Jan Microelectronics Processing Oxidation.
For the exclusive use of adopters of the book Introduction to Microelectronic Fabrication, Second Edition by Richard C. Jaeger. ISBN © 2002.
EE143 – Ali Javey Section 8: Metallization Jaeger Chapter 7.
Ksjp, 7/01 MEMS Design & Fab IC/MEMS Fabrication - Outline Fabrication overview Materials Wafer fabrication The Cycle: Deposition Lithography Etching.
IC Fabrication and Micromachines
MSE-630 Dopant Diffusion Topics: Doping methods Resistivity and Resistivity/square Dopant Diffusion Calculations -Gaussian solutions -Error function solutions.
The Deposition Process

Physical Vapor Deposition
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #5.
Thin Film Deposition Prof. Dr. Ir. Djoko Hartanto MSc
MEMs Fabrication Alek Mintz 22 April 2015 Abstract
Surface micromachining
Film Deposition in IC Fabrication
Chemical Vapor Deposition This presentation is partially animated. Only use the control panel at the bottom of screen to review what you have seen. When.
Lecture 11.0 Etching. Etching Patterned –Material Selectivity is Important!! Un-patterned.
ECE/ChE 4752: Microelectronics Processing Laboratory
ES 176/276 – Section # 2 – 09/19/2011 Brief Overview from Section #1 MEMS = MicroElectroMechanical Systems Micron-scale devices which transduce an environmental.
Solar Cell conductive grid and back contact
McGill Nanotools Microfabrication Processes
Fabrication of Active Matrix (STEM) Detectors
반도체 제작 공정 재료공정실험실 동아대학교 신소재공학과 손 광 석 隨處作主立處開眞
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Carrier Mobility and Velocity
PVD AND CVD PROCESS Muhammed Labeeb.
Integrated Circuit Devices Professor Ali Javey Summer 2009 Fabrication Technology.
Nano/Micro Electro-Mechanical Systems (N/MEMS) Osama O. Awadelkarim Jefferson Science Fellow and Science Advisor U. S. Department of State & Professor.
Metallization: Contact to devices, interconnections between devices and to external Signal (V or I) intensity and speed (frequency response, delay)
Chapter 9 Thin Film Deposition
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
Dielectrics • Dielectrics electrically and
© 2001 by Prentice HallSemiconductor Manufacturing Technology by Michael Quirk and Julian Serda Semiconductor Manufacturing Technology Michael Quirk &
DILBERT. Did research and learned about several communication devices – cellular phones, Bluetooth/Wi-Fi, and RFID Did research and learned.
Sputter deposition.
Reminders Quiz#2 and meet Alissa and Mine on Wednesday –Quiz covers Bonding, 0-D, 1-D, 2-D, Lab #2 –Multiple choice, short answer, long answer (graphical.
Top Down Manufacturing
Top Down Method Etch Processes
High Temperature Oxidation of TiAlN Thin Films for Memory Devices
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
EMT362: Microelectronic Fabrication Interlevel Dielectric Technology
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
Physical Metallurgy 25 th Lecture MS&E 410 D.Ast
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
Interconnection in IC Assembly
Chapter13 :Metallization
Solar Cells need a top side conductor to collect the current generated They also need a conductive film on the backside.
Etching: Wet and Dry Physical or Chemical.
Metallization materials should: physically it must:
2-D Nanostructure Synthesis (Making THIN FILMS!)
Mar 24 th, 2016 Inorganic Material Chemistry. Gas phase physical deposition 1.Sputtering deposition 2.Evaporation 3.Plasma deposition.
Section 5: Thin Film Deposition part 1 : sputtering and evaporation
Solar Cells need a top side conductor to collect the current generated They also need a conductive film on the backside.
Thin Film Deposition Processes
Lecture 6 Metallization.
Lecture 4 Fundamentals of Multiscale Fabrication
Metallization.
PVD & CVD Process Mr. Sonaji V. Gayakwad Asst. professor
1.6 Magnetron Sputtering Perpendicular Electric Magnetic Fields.
IC AND NEMS/MEMS PROCESSES
Presentation transcript:

ECE/ChE 4752: Microelectronics Processing Laboratory Metallization ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May February 26, 2004

Outline Introduction Physical Vapor Deposition Chemical Vapor Deposition Aluminum Metallization Copper Metallization

Basics Goal: form low-resistance interconnections Types: Physical vapor deposition (PVD) – evaporation or sputtering Chemical vapor deposition (CVD) – involves a chemical reaction

Uses MOS gates Contacts Interconnect

Requirements Uniformity and conformal coating High conductivity High reliability

Outline Introduction Physical Vapor Deposition Chemical Vapor Deposition Aluminum Metallization Copper Metallization

Basics Also called “evaporation” Goal: evaporate metal; condense on wafer surface Procedure: Convert metal from solid to vapor phase (melt + evaporate or direct sublimation) Transport gaseous material to substrate Condense gaseous material on substrate

Evaporation Equipment Conditions: High temperature Low pressure (10-6 – 10-7 torr)

Achieving Low Pressure Evaporation chamber must be “pumped down” where: P(t) = chamber pressure at time t, P0 = initial pressure, S = pumping speed, Q = rate of outgassing, V = volume of chamber Pumping apparatus has 2-stages: 1) roughing pump: atm -> 10-3 torr 2) diffusion pump: 10-3 -> 10-6 torr

Kinetic Gas Theory Ideal gas law: PV = NavkT where: k = Boltzmann constant, Nav = Avogadro’s # (6.02 x 1023 molecules/mole), P = pressure, V = volume, T = temperature Concentration of gas molecules given by: n = Nav/V = P/kT

where: Ns = # molecules/cm2 in the layer Deposition Rate Impingement rate of gas molecules hitting surface: where: P = pressure (N/m2), M = molecular weight (g/mole), T = temperature (oK) Time to form one monolayer t = Ns/F where: Ns = # molecules/cm2 in the layer molecules/cm2-s

where: D0 = deposition rate at center of wafer Geometric Variation Deposition rate has radial dependence: where: D0 = deposition rate at center of wafer

Surface Profiometry Used to measure deposited film thickness Precision = 2 Å

Limitations of Evaporation 1. Low melting point of Al 2. Difficult to achieve very large or small thicknesses (typical range = 0.05 - 5 mm) Alternative = sputtering Advantages: Better step coverage Less radiation damage then e-beam Better at producing layers of compound materials

Sputtering Source of ions is accelerated toward the target and impinges on its surface

Outline Introduction Physical Vapor Deposition Chemical Vapor Deposition Aluminum Metallization Copper Metallization

Advantages Conformal coatings Good step coverage Can coat a large number of wafers at a time Lower electrical resistivity films than PVD Allows refractory metal (like W) deposition

Basic Set-Up

Outline Introduction Physical Vapor Deposition Chemical Vapor Deposition Aluminum Metallization Copper Metallization

Properties Can be deposited by PVD or CVD Al and its alloys have low resistivity (2.7 mW-cm for Al and up to 3.5 mW-cm for alloys) Adheres well to silicon dioxide Use with shallow junctions can create problems, such as spiking or eletromigration

Eutectic Characteristics Addition of either component lowers Al-Si system melting point below that of either metal (660 °C for Al and 1412 °C for Si) Eutectic temperature (577 °C) corresponds to 11.3% Al and 88.7% Si. Al deposition the temperature must be less than 577 °C.

where: r = density, S = solubility of Si, and A = ZL Solubility of Al in Si Si dissolves into Al during annealing After time t, Si diffuses a distance of (Dt)0.5 along Al line from the edge of the contact Depth to which Si is consumed given by where: r = density, S = solubility of Si, and A = ZL

Junction Spiking Dissolution of Si take place at only a few points, where spikes are formed One way to minimize spiking is to add Si to the Al by co-evaporation. Another method is to introduce a barrier metal (such as TiN) between the Al and Si

Electromigration High current densities can cause the transport of mass in metals Occurs by transfer of momentum from electrons to positive metal ions Metal ions in some regions pile up and voids form in other regions Pileup can short-circuit adjacent conductors, whereas voids can result in open circuits

Mean Time to Failure MTF due to electromigration is be related to the current density (J) and activation energy by Experimentally, Ea = 0.5 eV for aluminum Electromigration resistance of Al can be increased by alloying with Cu (e.g., A1 with 0.5% Cu), encapsulating the conductor in a dielectric, or incorporating oxygen during deposition.

Outline Introduction Physical Vapor Deposition Chemical Vapor Deposition Aluminum Metallization Copper Metallization

Motivation High conductivity wiring and low–dielectric-constant insulators are required to lower RC time delay of interconnect. Copper has higher conductivity and electromigration resistance than Al. Cu can be deposited by PVD or CVD, Downside: Cu tends to corrode under standard processing conditions Not amenable to dry etching Poor adhesion to SiO2

Damascene Technology Trenches for metal lines defined and etched in interlayer dielectric (ILD) Metal deposition of TaN/Cu (TaN serves as a diffusion barrier to prevent Cu from penetrating the dielectric) Excess Cu on the surface is removed to obtain a planar structure.

Graphical Representation

Chemical Mechanical Polishing Allows global planarization over large and small structures Advantages: Reduced defect density No plasma damage Consists of moving sample surface against pad that carries slurry between the sample surface and the pad.