9/15/09 - L22 Sequential Circuit Design Copyright 2009 - Joanne DeGroat, ECE, OSU1 Sequential Circuit Design Creating a sequential circuit to address a.

Slides:



Advertisements
Similar presentations
L15 – Specification of State Machines
Advertisements

L9 – State Assignment and gate implementation. States Assignment  Rules for State Assignment  Application of rule  Gate Implementation  Ref: text.
STATE DIAGRAM AND STATE TABLES
Sequential Circuits Storage elements
State-machine structure (Mealy)
L7 – Derivation of State Graphs and Tables – Moore Machines.
Analysis of Clocked Sequential Circuits
TOPIC : Finite State Machine(FSM) and Flow Tables UNIT 1 : Modeling Module 1.4 : Modeling Sequential circuits.
Sequential Circuit Analysis & Design Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum & Minerals Dr. Aiman H. El-Maleh.
1 Lecture 23 More Sequential Circuits Analysis. 2 Analysis of Combinational Vs. Sequential Circuits °Combinational : Boolean Equations Truth Table Output.
Sequential Design Part II. Output A(t+1) =D A = AX + BX B(t+1) =D B = AX Y = AX + BX.
Combinational Logic Design
Sequential Circuit Design
ECE 331 – Digital System Design Introduction to and Analysis of Sequential Logic Circuits (Lecture #20) The slides included herein were taken from the.
ECE 331 – Digital System Design
Give qualifications of instructors: DAP
1 COMP541 State Machines Montek Singh Feb 6, 2007.
Sequential Circuit Design
Overview Sequential Circuit Design Specification Formulation
Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.
ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)
ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)
9/15/09 - L25 Registers & Load Enable Copyright Joanne DeGroat, ECE, OSU1 Registers & Load Enable.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexers.
Digital Computer Design Fundamental
L5 – Sequential Circuit Design
Chapter 5 - Part Sequential Circuit Design Design Procedure  Specification  Formulation - Obtain a state diagram or state table  State Assignment.
Circuit, State Diagram, State Table
Chap 4. Sequential Circuits
State Machines.
Unit 14 Derivation of State Graphs
9/15/09 - L7 Two Level Circuit Optimization Copyright Joanne DeGroat, ECE, OSU1 Two Level Circuit Optimiztion An easier way to generate a minimal.
1/8/ L20 Project Step 8 - Data Path Copyright Joanne DeGroat, ECE, OSU1 State Machine Design with an HDL A methodology that works for documenting.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.
L6 – Derivation of State Graphs and Tables. State Graphs and Tables  Problem Statement translation To State Graphs To State Tables  Ref: text : Unit.
Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 5 – Sequential Circuits Part 2 – Sequential.
CPEN Digital System Design Chapter 5 - Sequential Circuits Sequential Circuit Design C. Gerousis © Logic and Computer Design Fundamentals, 4 rd Ed.,
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 5 – Sequential Circuits Logic and Computer.
L16 – VHDL for State Machines with binary encoding.
Sequential Design Basics. Lecture 2 topics  A review of devices that hold state A review of Latches A review of Flip-Flops 8/22/2012 – ECE 3561 Lect.
1 © 2014 B. Wilkinson Modification date: Dec Sequential Logic Circuits Previously, we described the basic building blocks of sequential circuits,
9/15/09 - L4 Combinational Logic - Gates Copyright Joanne DeGroat, ECE, OSU1 Combinational Logic Circuits – Gates.
9/15/09 - L21 Sequential Circuit Analaysis Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Analysis.
9/15/09 - L24 Other FF TypesCopyright Joanne DeGroat, ECE, OSU1 Other FF Types.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.
DLD Lecture 26 Finite State Machine Design Procedure.
9/15/09 - L13 Technology Mapping & Verificaiton Copyright Joanne DeGroat, ECE, OSU1 Technology Mapping and Verification.
DESIGN OF SEQUENTIAL CIRCUITS by Dr. Amin Danial Asham.
Analysis and Synthesis of Synchronous Sequential Circuits A “synchronizing” pulse/edge signal (clock) controls the operation of the memory portion of the.
Registers; State Machines Analysis Section 7-1 Section 5-4.
1 State Reduction Goal: reduce the number of states while keeping the external input-output requirements unchanged. State reduction example: a: input 0.
9/15/09 - L19 Sequential CircuitsCopyright Joanne DeGroat, ECE, OSU1 Sequential Cirucits.
Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.
ENG241 Digital Design Week #7 Sequential Circuits (Part B)
Sequential Circuit Design Section State Machines Design Procedure 1.Specification- obtain (produce) problem description 2.Formulation - Obtain.
Project 1.  Two parts Implement a 3 bit Gray Code Counter Implement a 4-to-1 muxtiplexer  Can be done on Altera (Quartis) or Xilinx 8/22/2012 – ECE.
Common Elements in Sequential Design. Lecture 3 topics  Registers and Register Transfer  Shift Registers  Counters Basic Counter Partial sequence counters.
State Diagrams Tuesday, 12 September State diagram Graphical representation of a state table. –Provides the same information as a state table. –A.
Digital Design: With an Introduction to the Verilog HDL, 5e M. Morris Mano Michael D. Ciletti Copyright ©2013 by Pearson Education, Inc. All rights reserved.
State Machine Design with an HDL
Overview Part 1 - Storage Elements and Sequential Circuit Analysis
L5 – Sequential Circuit Design
Sequential Circuit Design
KU College of Engineering Elec 204: Digital Systems Design
KU College of Engineering Elec 204: Digital Systems Design
EE2174: Digital Logic and Lab
L11 – Midterm Review.
L7s Multiple Output example
L25 – Final Review AU 15 Final Exam – Classroom – Journalism 300
Presentation transcript:

9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Design Creating a sequential circuit to address a design need.

9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU2 Class 22-Sequential Circuit Design  Steps in the design process for sequential circuits  State Diagrams and State Tables  Examples  Material from section 5-5 of text

Sequential Circuit Design Process  Steps in Design of a Sequential Circuit 1. Specification – A description of the sequential circuit. Should include a detailing of the inputs, the outputs, and the operation. Possibly assumes that you have knowledge of digital system basics. 2. Formulation: Generate a state diagram and/or a state table from the statement of the problem. 3. State Assignment: From a state table assign binary codes to the states. 4. Flip-flop Input Equation Generation: Select the type of flip-flop for the circuit and generate the needed input for the required state transitions 9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU3

Sequential Circuit Design Process 2 5. Output Equation Generation: Derive output logic equations for generation of the output from the inputs and current state. 6. Optimization: Optimize the input and output equations. Today, CAD systems are typically used for this in real systems. 7. Technology Mapping: Generate a logic diagram of the circuit using ANDs, ORs, Inverters, and F/Fs. 8. Verification: Use a HDL to verify the design. 9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU4

Mealy and Moore  Sequential machines are typically classified as either a Mealy machine or a Moore machine implementation.  Moore machine: The outputs of the circuit depend only upon the current state of the circuit.  Mealy machine: The outputs of the circuit depend upon both the current state of the circuit and the inputs. 9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU5

An example to go through the steps  The specification: The circuit will have one input, X, and one output, Z. The output Z will be 0 except when the input sequence 1101 are the last 4 inputs received on X. In that case it will be a 1. 9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU6

Generation of a state diagram  Create states and meaning for them. State A – the last input was a 0 and previous inputs unknown. Can also be the reset state. State B – the last input was a 1 and the previous input was a 0. The start of a new sequence possibly.  Capture this in a state diagram  9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU7

Notes on State diagrams  Capture this in a state diagram Circles represent the states Lines and arcs represent the transition between state. The notation Input/Output on the line or arc specifies the input that causes this transition and the output for this change of state.  9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU8

Continue to build up the diagram  Add a state C State C – Have detected the input sequence 11 which is the start of the sequence. 9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU9

Continue  Add a state D State D – have detected the 3 rd input in the start of a sequence, a 0, now having 110. From State D, if the next input is a 1 the sequence has been detected and a 1 is output. 9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU10

Add remaining transitions  The previous diagram was incomplete.  In each state the next input could be a 0 or a 1. This must be included. 9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU11

Now generate a state table  The state table  This can be done directly from the state diagram.  Now need to do a state assignment 9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU12

Select a state assignment  Will select a gray encoding  For this state A will be encoded 00, state B 01, state C 11 and state D 10 9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU13

Flip-flop input equations  Generate the equations for the flip-flop inputs  Generate the D 0 equation  Generate the D 1 equation 9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU14

The output equation  The next step is to generate the equation for the output Z and what is needed to generate it.  Create a K-map from the truth table. 9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU15

Now map to a circuit  The circuit has 2 D type F/Fs 9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU16

Verification  Could write a VHDL model and verify operation.  For complex circuits this is essential to insure that the design performs as specified. 9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU17

Class 22 assignment  Covered sections 5-5  Problems for hand in 5-14 and 5-28a,b  Problems for practice 5-13, 5-18, 5-19, 5-22, 5-25, 5-27  Reading for next class: none 9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU18