EOVSA PROJECT REVIEW: MONITOR & CONTROL SYSTEM Gelu Nita NJIT 24-25 SEPTEMBER 2012 EOVSA PROJECT REVIEW MEETING 1.

Slides:



Advertisements
Similar presentations
WEB AND WIRELESS AUTOMATION connecting people and processes InduSoft Web Solution Welcome.
Advertisements

Hardware Integration of the Prototype Wes Grammer NRAO September 24-26, 2012EOVSA Prototype Review1.
NIDays 2007 Worldwide Virtual Instrumentation Conference
StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
IDEC AUSTRALIA PTY LTD, UNIT 17, 104 FERNTREE GULLY RD, OAKLEIGH, VIC 3166 High Performance, Compact and Economical.
Gelu M. Nita NJIT. Noise Diode Control Day/Night Attn. Ctrl. Solar Burst Attn. Ctrl. V/H RF Power Out Attn. Ctrl. Temperature Sensors.
Using an FPGA to Control the Protection of National Security and Sailor Lives at Sea Brenda G. Martinez, Undergraduate Student K.L. Butler-Purry, Ph.D.,
Dale E. Gary Professor, Physics, Center for Solar-Terrestrial Research New Jersey Institute of Technology 1 11/7/2011OVSA Technical Design Meeting.
Gelu M. Nita NJIT. Noise Diode Control Day/Night Attn. Ctrl. Solar Burst Attn. Ctrl. V/H RF Power Out Attn. Ctrl. Temperature Sensors.
Handheld TFTP Server with USB Andrew Pangborn Michael Nusinov RIT Computer Engineering – CE Design 03/20/2008.
Socket Programming.
A CHAT CLIENT-SERVER MODULE IN JAVA BY MAHTAB M HUSSAIN MAYANK MOHAN ISE 582 FALL 2003 PROJECT.
© Lethbridge/Laganière 2001 Chap. 3: Basing Development on Reusable Technology 1 Let’s get started. Let’s start by selecting an architecture from among.
Embedded Transport Acceleration Intel Xeon Processor as a Packet Processing Engine Abhishek Mitra Professor: Dr. Bhuyan.
WANs and Routers Routers. Router Description Specialized computer Like a general purpose PC, a router has:  CPU  Memory  System Bus Connecting Internal.
Gelu M. Nita NJIT. OUTADATED Noise Diode Control Day/Night Attn. Ctrl. Solar Burst Attn. Ctrl. V/H RF Power Out Attn. Ctrl. Temperature Sensors OUTADATED.
Cambodia-India Entrepreneurship Development Centre - : :.... :-:-
2. Methods for I/O Operations
Dale E. Gary Professor, Physics, Center for Solar-Terrestrial Research New Jersey Institute of Technology 1 09/24/2012Prototype Review Meeting.
FTP. SMS based FTP Introduction Existing System Proposed Solution Block Diagram Hardware and Software Features Benefits Future Scope Conclusion.
Chapter 31 File Transfer & Remote File Access (NFS)
1PPS Timing and Reference Distribution Subsystem Wes Grammer NRAO March 15-17, 2012EOVSA Preliminary Design Review1.
The 6713 DSP Starter Kit (DSK) is a low-cost platform which lets customers evaluate and develop applications for the Texas Instruments C67X DSP family.
University of Bergen public domain software: SEISLOG Linux, data-acquisition system for standard PC and embedded lowcost, low-power solutions Terje Utheim.
NetBurner MOD 5282 Network Development Kit MCF 5282 Integrated ColdFire 32 bit Microcontoller 2 DB-9 connectors for serial I/O supports: RS-232, RS-485,
Identifying SLC 500™ System Components. SLC 500 System Options  The SLC 500 line of processors comprises both fixed and modular processor styles.:
Final Project Review – 4/10/2008 Al Mukmin Judson Ryckman Miguel Roncal Paul Otto Walter Thorn.
Dale E. Gary Professor, Physics, Center for Solar-Terrestrial Research New Jersey Institute of Technology 1 9/26/2012Prototype Review Meeting.
Cisco S2 C4 Router Components. Configure a Router You can configure a router from –from the console terminal (a computer connected to the router –through.
GPS based time synchronization of PC hardware Antti Gröhn
GBT Interface Card for a Linux Computer Carson Teale 1.
Author George Peck EVLA System PDR December 4-5, EVLA Monitor and Control Hardware.
LECC2003 AmsterdamMatthias Müller A RobIn Prototype for a PCI-Bus based Atlas Readout-System B. Gorini, M. Joos, J. Petersen (CERN, Geneva) A. Kugel, R.
Other Chapters From the text by Valvano: Introduction to Embedded Systems: Interfacing to the Freescale 9S12.
Disc Thickness Measurement System. NI Based Measurement System NI Channel, 100 kS/s, 16-bit, ±10 V Simultaneous Sampling Analog Input Module.
1 Timo Korhonen PSI 1. Concepts revisited…again 3. New (Diamond) cards features and status 4. EPICS interface 5. Conclusions SLS & Diamond Timing System.
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
EOVSA STATE FRAME ASSEMBLY, DISTRIBUTION, AND SYNCHRONIZATION Gelu Nita NJIT MARCH 2012 EOVSA PDR MEETING 1.
Hot Interconnects TCP-Splitter: A Reconfigurable Hardware Based TCP/IP Flow Monitor David V. Schuehler
Author George Peck EVLA Hardware Monitor & Control PDR March 13, MIB FUNCTIONALITY.
1. EPICS IOC on CompactRIO EPICS Collaboration Meeting Fall 2011.
Chapter 13 – I/O Systems (Pgs ). Devices  Two conflicting properties A. Growing uniformity in interfaces (both h/w and s/w): e.g., USB, TWAIN.
Term 2, 2011 Week 2. CONTENTS Communications devices – Modems – Network interface cards (NIC) – Wireless access point – Switches and routers Communications.
Will learn to use router modes and configuration methods to update a router's configuration file with current and prior versions of Cisco Internetwork.
1. LabVIEW and EPICS Workshop EPICS Collaboration Meeting Fall 2011.
REDNet - Status overview Rok Stefanic Ziga Kroflic
FECOS the best people make cosylab Matej Miha Rok
ICALEPCS 2005 Geneva, Oct. 12 The ALMA Telescope Control SystemA. Farris The ALMA Telescope Control System Allen Farris Ralph Marson Jeff Kern National.
Internet Applications (Cont’d) Basic Internet Applications – World Wide Web (WWW) Browser Architecture Static Documents Dynamic Documents Active Documents.
Software development Control system of the new IGBT EE switch.
GAN: remote operation of accelerator diagnosis systems Matthias Werner, DESY MDI.
Lecture 4 General-Purpose Input/Output NCHUEE 720A Lab Prof. Jichiang Tsai.
Chapter 5: MULTIMEDIA DATABASE MANAGEMENT SYSTEM ARCHITECTURE BIT 3193 MULTIMEDIA DATABASE.
Ch26 Ameera Almasoud 1 Based on Data Communications and Networking, 4th Edition. by Behrouz A. Forouzan, McGraw-Hill Companies, Inc., 2007.
Raw Status Update Chips & Fabrics James Psota M.I.T. Computer Architecture Workshop 9/19/03.
Multimedia Retrieval Architecture Electrical Communication Engineering, Indian Institute of Science, Bangalore – , India Multimedia Retrieval Architecture.
S.Anvar, V.Gautard, H.Le Provost, F.Louis, K.Menager, Y.Moudden, B.Vallage, E.Zonca, on behalf of the KM3NeT consortium 1 IRFU/SEDI-CEA Saclay F
PXI and PXIe for Real-Time Applications
Eric Hazen1 Ethernet Readout With: E. Kearns, J. Raaf, S.X. Wu, others... Eric Hazen Boston University.
Networking COMP
Group Manager – PXI™/VXI Software
Microcomputer Architecture
TORQUE MEASURMENT.
Java Byte IPC: Part 6-Summary
Status of Fast Controller EPICS Supports for ITER Project
Time Gathering Systems Secure Data Collection for IBM System i Server
Debugging Debug environments Debug via serial
Presentation transcript:

EOVSA PROJECT REVIEW: MONITOR & CONTROL SYSTEM Gelu Nita NJIT SEPTEMBER 2012 EOVSA PROJECT REVIEW MEETING 1

OUTLINE  EOVSA M&C Hardware Status  Array Control Computer (ACC)  Distributed Compact Reconfigurable Input/Output (cRIO) Modules  EOVSA M&C Software Status  ACC Startup Sequence  ACC Schedule Server  ACC Stateframe Server SEPTEMBER 2012EOVSA PROJECT REVIEW MEETING 2

EOVSA ARRAY CONTROL COMPUTER SEPTEMBER 2012EOVSA PROJECT REVIEW MEETING 3 NI PXIe Slot Chassis 1.NI PXIe-8133 RT Controller 2.NI PXI-6682H Timing Module 3.NI PXI-8431 RS485/422 Module 4.Unused/Available

ACC: NI PXIE-8133 RT CONTROLLER  Real-Time PharLap OS  Quad-Core i7-820QM, 1.73 GHz, 4 GB RAM  High-bandwidth PXI Express embedded controller with up to 8 GB/s system and 2 GB/s slot bandwidth  Two 10/100/1000BASE-TX (Gigabit) Ethernet  1 port connected to the EOVSA network  1 port connected to the HITITE synthesizer  (4 Hi-Speed USB, ExpressCard/34, GPIB, RS232 serial, 120GB HDD, and other) SEPTEMBER 2012EOVSA PROJECT REVIEW MEETING 4

ACC: NI-PXI 6682H TIMING MODULE SEPTEMBER 2012EOVSA PROJECT REVIEW MEETING 5  Onboard high-stability 10 MHz TCXO (1 ppm) may be used for replacing the RT Controller internal 10 MHz clock  Onboard routing of internal and external clock and trigger signals Used features:  1 PPS input (SMB): for automatic onboard clock drift correction  Dedicated Ethernet port: for IEEE Precision Time Protocol (PPT) absolute time synchronization with the onboard clock with the EOVSA GPS timing system  Automatic PXI system clock synchronization with the Timing Module onboard clock Unused features, but available if needed:  1 10 MHz clock output (SMB connector)  2 general purpose DIO channels (SMB connectors)  GPS antenna input To provide ACC high precision hardware/software synchronization and generate the absolute EOVSA timestamps

ACC: NI PXI-8431 RS485/422 MODULE  4 independent RS-485/422 serial ports, 3MBs baud rate  Three spare ports  Modbus/RTU M&C of the LO system  Not tested yet, but no foreseen challenges  Modbus/RTU M&C of the DC system ( network of 16 DC modules)  Not tested yet, remains to be determined if the planned implementation of the DC control system would be able to meet the 10 microsecond timing constraint for switching the DC attenuations at the beginning of each 20ms time slot.  Fallout option: implementing the switching on the local DC Rabbit embedded controller based on a 50Hz hardware trigger SEPTEMBER 2012EOVSA PROJECT REVIEW MEETING 6

DISTRIBUTED NI CRIO-9074 RT M&C MODULES SEPTEMBER 2012EOVSA PROJECT REVIEW MEETING 7  400 MHz real-time processor  Runs antenna M&C RT application  Two 10/100BASE-T Ethernet ports  TCP/IP communication with ACC  SNTP/PTP absolute time synchronization  Modbus/Ethernet with the Antenna controller  Modbus/Ethernet with the Front-end controller  (not yet tested)  DIO (SMB) input  1PPS input for clock drift correction  TBD  1PPS routing to the Front-end controller  Unused features  2M gate, 8-slot FPGA chassis for custom I/O timing, control, and processing  RS232 serial port for connection to peripheral 3 Modules on EOVSA site to be used for the prototype 2 Modules at NJIT currently used for development 11 Modules yet to be ordered

EOVSA M&C SOFTWARE STATUS  ACC Startup Sequence  ACC Schedule Server  ACC Stateframe Server SEPTEMBER 2012EOVSA PROJECT REVIEW MEETING 8

ACC STARTUP SEQUENCE  At its startup, the ACC retrieves all its predefined settings from an initialization file  c:\ni-rt\startup\ACC.ini  The ACC.ini files will be available for download via anonymous ftp from acc.solar.pvt  The initialization file will encode as key-value pairs all information needed by the EOVSA subsystems to establish communication with the ACC.  The ACC.ini file may be updated as the result of a software upgrade, therefore the clients must make sure that the file is downloaded and decoded during their own startup sequence SEPTEMBER 2012EOVSA PROJECT REVIEW MEETING 9 [Stateframe] string size = 16 buffer size = 10 bin size = 4868 bin path = "c:\ni-rt\startup\stateframe.bin" template size = 5267 template path = "c:\ni-rt\startup\stateframe.xml" [Network] TCP.schedule.port = 6340 TCP.stateframe.port = 6341 [Stateframe] string size = 16 buffer size = 10 bin size = 4868 bin path = "c:\ni-rt\startup\stateframe.bin" template size = 5267 template path = "c:\ni-rt\startup\stateframe.xml" [Network] TCP.schedule.port = 6340 TCP.stateframe.port = 6341

ACC SCHEDULE SERVER The ACC will schedule its real-time tasks based on commands received via a TCP/IP connection from the EOVSA Schedule Computer. For this purpose ACC runs the ACC SCHEDULE SERVER that listens for commands from the EOVSA Schedule Application (CLIENT) and distributes them to the EOVSA subsystems for execution. The transaction steps are as follows: 1. The ACC Schedule Server listens indefinitely at the TCP.schedule.port for the Schedule Client to connect 2. The Client connects to the Server and immediately sends the command 3. The Server reads the command, queues it for executions and closes its side of connection NOTES:  The ACC Schedule Parser will sequentially write into the STATEFRAME the most current schedule command that has been or is being executed.  It will be the responsibility of the Schedule Client to poll the Stateframe and decide whether or not to a new command may be sent.  The Schedule Command may send at any time an ABORT command that will result in flushing all yet unexecuted commands from the ACC Schedule Queue SEPTEMBER 2012EOVSA PROJECT REVIEW MEETING 10

ACC STATEFRAME SERVER  The EOVSA array control computer (ACC) hosts the state frame server (SFS) to which all other EOVSA subsystems (clients) may connect at any time via TCP in order to request a copy of the one of the available state frames (current or past, up to a predefined number of seconds relative to the current time).  The information needed to initiate a successful STATEFRAME transaction will be contained in the c:\ni-rt\startup\ACC.ini file, which must be retrieved, as needed, via FTP from acc.solar.pvt SEPTEMBER 2012EOVSA PROJECT REVIEW MEETING 11

STATEFRAME CLIENT-SERVER TRANSACTION STEPS 1. The ACC STATEFRAME SERVER is continuously listening for a client to connect to a predefined state frame port. 2. The client connects to the state frame server and sends a state frame request in the form of an I32 number indicating how many seconds in the past the desired state frame is. In normal conditions the client will request the state frame situated 1 second in the past. However, the yet incomplete current state frame may be requested (t=0), as well as any state frame still available in the SFS circular buffer. 3. The server sends the requested state frame and closes its side of connection. If the requested time index is outside the SFS buffer’s bounds, a blank state frame is served. 4. The client reads the state frame and closes the connection to the server SEPTEMBER 2012EOVSA PROJECT REVIEW MEETING 12

STATEFRAME XML TEMPLATE RETRIEVAL  The STATEFRAME clients must retrieve the data template from the ACC (acc.solar.pvt) via FTP from a location indicated in the c:\ni- rt\startup\ACC.ini file  template path = "c:\ni-rt\startup\stateframe.xml“  For testing purposes, the STATEFRAME clients may also download a copy of a blank stateframe binary string from a location indicated in the in the initialization file:  bin path = "c:\ni-rt\startup\stateframe.bin“  To comply with the fixed-sized STATEFRAME requirement, all stateframe string tags will be coerced to a fixed size predefined by the the initialization file:  string size = 16  REFERENCE: Proposed Self-Describing Template for Data Exchange between EOVSA Subsystems.docx SEPTEMBER 2012EOVSA PROJECT REVIEW MEETING 13