Lecturer: Simon Winberg Review of EEE4084F 2013.  Lecture content covered  Readings, seminars, chapters EEE4084F.

Slides:



Advertisements
Similar presentations
Field Programmable Gate Array
Advertisements

FPGA and ASIC Technology Comparison - 1 © 2009 Xilinx, Inc. All Rights Reserved FPGA and ASIC Technology Comparison, Part 2.
FPGA (Field Programmable Gate Array)
Introduction to Programmable Logic John Coughlan RAL Technology Department Electronics Division.
Prepared 7/28/2011 by T. O’Neil for 3460:677, Fall 2011, The University of Akron.
Give qualifications of instructors: DAP
Lecturer: Simon Winberg Lecture 18 Amdahl’s Law & YODA Blog & Design Review.
EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.
An Introduction to Reconfigurable Computing Mitch Sukalski and Craig Ulmer Dean R&D Seminar 11 December 2003.
Lecturer: Simon Winberg Lecture 21 Reflections, key steps* and A short comprehensive assignment * Relates to Martinez, Bond and Vai Ch 4.
CS 151 Digital Systems Design Lecture 37 Register Transfer Level
Week 1- Fall 2009 Dr. Kimberly E. Newman University of Colorado.
FPGA chips and DSP Algorithms By Emily Fabes. 2 Agenda FPGA Background Reasons to use FPGA’s Advantages and disadvantages of using FPGA’s Sample VHDL.
02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.
Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.
ECE Lecture 1 1 ECE 3561 Advanced Digital Design Department of Electrical and Computer Engineering The Ohio State University.
Lecture 4: Timing & Programming Models Lecturer: Simon Winberg Attribution-ShareAlike 4.0 International (CC BY-SA 4.0)
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
Lecture 7: Design of Parallel Programs Part II Lecturer: Simon Winberg.
Lecture 2: Field Programmable Gate Arrays September 13, 2004 ECE 697F Reconfigurable Computing Lecture 2 Field Programmable Gate Arrays.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Lecture 12 – Design Procedure.
Parallel Programming Models Jihad El-Sana These slides are based on the book: Introduction to Parallel Computing, Blaise Barney, Lawrence Livermore National.
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
Lecture 8: Design of Parallel Programs Part III Lecturer: Simon Winberg.
ENG3050 Embedded Reconfigurable Computing Systems General Information Handout Winter 2015, January 5 th.
Lecture 14 Reconfigurable Computing Basics Lecturer: Simon Winberg.
EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 4 Programmable.
Paper Review: XiSystem - A Reconfigurable Processor and System
GPU in HPC Scott A. Friedman ATS Research Computing Technologies.
Chapter 2 Parallel Architecture. Moore’s Law The number of transistors on a chip doubles every years. – Has been valid for over 40 years – Can’t.
ELEC692/04 course_des 1 ELEC 692 Special Topic VLSI Signal Processing Architecture Fall 2004 Chi-ying Tsui Department of Electrical and Electronic Engineering.
Introduction to FPGA Created & Presented By Ali Masoudi For Advanced Digital Communication Lab (ADC-Lab) At Isfahan University Of technology (IUT) Department.
Basic Sequential Components CT101 – Computing Systems Organization.
Lecture 7: Design of Parallel Programs Part II Lecturer: Simon Winberg.
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
Development of Programmable Architecture for Base-Band Processing S. Leung, A. Postula, Univ. of Queensland, Australia A. Hemani, Royal Institute of Tech.,
+ CS 325: CS Hardware and Software Organization and Architecture Exam 2: Study Guide.
Survey of multicore architectures Marko Bertogna Scuola Superiore S.Anna, ReTiS Lab, Pisa, Italy.
Computer Science and Engineering Copyright by Hesham El-Rewini Advanced Computer Architecture CSE 8383 May 2, 2006 Session 29.
Introduction to Field Programmable Gate Arrays (FPGAs) EDL Spring 2016 Johns Hopkins University Electrical and Computer Engineering March 2, 2016.
Computer Organization IS F242. Course Objective It aims at understanding and appreciating the computing system’s functional components, their characteristics,
Chapter 1 Introduction.   In this chapter we will learn about structure and function of computer and possibly nature and characteristics of computer.
Heterogeneous Processing KYLE ADAMSKI. Overview What is heterogeneous processing? Why it is necessary Issues with heterogeneity CPU’s vs. GPU’s Heterogeneous.
SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.
Computer Organization and Architecture Lecture 1 : Introduction
Programmable Logic Devices
Sequential Logic Design
EGR 2131 Unit 4 Combinational Circuits: Analysis & Design
ECE354 Embedded Systems Introduction C Andras Moritz.
ELEC 7770 Advanced VLSI Design Spring 2016 Introduction
EEE4084F Digital Systems Review of EEE4084F 2017 Lecturer:
EEE4084F Digital Systems NOT IN 2017 EXAM Lecture 25
Architecture & Organization 1
ELEC 7770 Advanced VLSI Design Spring 2014 Introduction
EEE4084F Digital Systems NOT IN 2018 EXAM Lecture 24X
Architecture & Organization 1
332:437 Lecture 7 Verilog Hardware Description Language Basics
ELEC 7770 Advanced VLSI Design Spring 2012 Introduction
ELEC 7770 Advanced VLSI Design Spring 2010 Introduction
332:437 Lecture 7 Verilog Hardware Description Language Basics
Chapter 1 Introduction.
HIGH LEVEL SYNTHESIS.
332:437 Lecture 7 Verilog Hardware Description Language Basics
Computer Evolution and Performance
♪ Embedded System Design: Synthesizing Music Using Programmable Logic
Dr. Clincy Professor of CS
Presentation transcript:

Lecturer: Simon Winberg Review of EEE4084F 2013

 Lecture content covered  Readings, seminars, chapters EEE4084F

Lecture Review EEE4084F Digital Systems Digital Systems

 Nothing of Lecture 1 is examined

 Skip irrelevancies re quiz0 (slides 3-7)  All the rest is relevant  UML – Unlikely to experience Memory Loss  Parallel computing fundamentals  Automatic parallelism  Performance benchmarking  Trends

 Skip initial slides (1-9)  Terms. Golden Measure  Temporal & spatial computing  Benchmarking  Power  Study suggestion:  Think of ways to implement parallel vector scalar and cross products and measure the performance and other results of this

 All Relevant.  Review of homework (scalar product)  Parallel programming.  Timing in C  Important terms  Parallel programming models: Data parallel model; Message passing model; Shared memory model; Hybrid model  Know the terms: Contiguous, Partitioned (or separated or split), Interleaved (or alternating), Interlaced

 Processor Architecture types  Von Neumann; Flynn’s taxonomy  Memory access architectures

 Design of Parallel Programs The main steps: 1. Understand the problem 2. Partitioning (separation into tasks) 3. Decomposition & Granularity 4. Communications 5. Identify data dependencies 6. Synchronization 7. Load balancing 8. Performance analysis and tuning * Lecture 7 covers some issues of the IBM Watson which you should be able to discuss. No need to watch the video, just focus on the slides. * Lecture 8 includes effective bandwidth and related issues which are particularly important.

 Very relevant:  Cost of communication  Latency, bandwidth, effective bandwidth (and related calculations)  Blocking/non-blocking; synch/asynch  Scope of communications  Cloud computing (virtualization and other key technology factors)

 First part of lecture 9: GPUs & CUDA  GPU issues and benefits  Important CUDA-related terms (threads and blocks)  Rest of lecture 9 relates to design of parallel programs (specifically: 5. data dependencies and 6. synchronization) which is relevant

 Don’t need to know any specifics of cloud computing or how to program it; more know what it involves and its service approach  No need to know details of virtulization, or what the different cloud computing models are, or detail of the specific services offered  Should know about load balancing be able to explain what it means and how it can be performed.

 Discusses the parallel programming design patterns (i.e. slides 3-12 relevant)  Ignore slides 13 and 14  Slides 15 onwards relevant. Concerns terms: application accelerator, verification, validation

 All relevant – recaps programmable logics, HDL and VHDL

 Skip slides 1-26  Have a look over slides 27-  Note you don’t need to memorize details about these FPGA manufacturers or their products, but know at least:  What does ACTEL focus on? (low power small packages)  What does TABULA focus on? (space-time FPGA technology for very high capacity)

 Description of Reconfigurable Computing, why it is ‘trendy’  Dual processing issues  Skip slides 14 onwards (these are only relevant in terms of knowing what sort of things are put into hardware)

 Know the very basics of Verilog coding.  You might be asked to  Represent a (simple) combinational logic circuit in Verilog, or  Translate Verilog to VHDL, or  Translate VHDL to Verilog  A Verilog cheat sheet will be provided  Remember: module, constants, wires vs. registers, data types, parameters, initial

 RC architectures relevant, also the determining factor whether a computer platform is or is not RC  Recap of FPGAs  Calculating speed of a combinational logic design, and comparing computing speed with a CPU

 RC architecture case studies  All relevant, but you need only understand the general concepts; you don’t need to remember specifics (i.e. you won’t be asked very specific things like does the L2 cache in the cell processor connect to the PPU or the EIB)

 Ignore slides 1-13  Amdahl’s law relevant (slides 14-18)  Know what is meant by BCE (base core equivalent) in terms of multiprocessor chip design  (ignore the last slides about the calculator, no need to read the paper)

 All relevant  Configuration architectures  Nothing will be asked re the Scott Hauck (1998) paper  Other FPGA-based RC Building Blocks  Memory types  Digital logic modular design (slide 21)  DMA  Latches & flip flops

 Start from slide 7  DMIPS, Dhrystone, Whetstone, Coremark  C  HDL automatic conversion  Should know how to use the HandleC notation to write a C-style representation of a digital logic circuit  Know techniques for clocking, synchronising components, passing control signals.  Knowing your C logic operators (& | ^ ~) goes without saying

 Reflections on the process.  Discussion of how the spiral model would be actioned in the case of a HPEC / reconfigurable computer / digital design  Key steps and stumbling blocks in the design process  RAD approach applied to digital system development  Common causes of project failure  Causes of project success sound methodology Good leadership Management support

Chapters / Seminar Review EEE4084F Digital Systems

 The landscape of parallel computing research: a view from Berkeley  CH1: A Retrospective on High Performance Embedded Computing (HPEC)  CH2 Representative Example of a HPEC System  CH3 System Architecture of Multiprocessor System  CH4 HPEC Development process & management  CH5 Computational Characteristics of HPEC Algorithms and Applications  CH13 Computing Devices

 CH7 Analog-to-Digital Conversion  CH9 Application-Specific Integrated Circuits  CH14 Interconnection Fabrics  Ch14 isn’t included this year  CH24 Application and HPEC System Trends  CH10 Field Programmable Gate Arrays

Pages of text book examinable Ch1 3-11; 13 (but for this chapter you only really need to read over from pp 3 to half-way though pg 5). Ch ; Ch Ch sect (but 4.4 you can look over but no need for specifics) Ch ; 88-89; Ch ; ; ; Ch ; ; 207 (from sec 9.8) (inc ) Ch Ch ; ; 274; (excluding and ) Ch ; Ch ; 473;

 Resources / Handouts:  LECT01 Common Parallel Computing Terms _Required Reading_.pdf LECT01 Common Parallel Computing Terms _Required Reading_.pdf  Resources / Homework & Class Activities  EEE4084F Lecture 18 Class activity.pdf  HandleC-Example.zip  HandleC_Syntax.pdf  Class activities (see Lecture Resources directory in the Vula resources for the course)

 Resources / Readings  Compton=Reconfigurable Computing A Survey of Systems and Software.pdf  Hauck 1998=The Roles of FPGAs in Reprogrammable Systems.pdf NOT EXAMINED THIS YEAR  R01 Berkeley Landscape of Parallel Computing Research.pdf  The Von Neumann Architecture.pdf

Please complete the course evaluation survey SECOND OPPORTUNITY: NEXT THURSDAY

Enjoying the Vacation!!! And look forward to… Good luck with the quiz 4 next week