Semiconductor Training The Industry Insert Conax Semi Brochure Semiconductor Training The Market Semiconductor Training The Process & Equipment.

Slides:



Advertisements
Similar presentations
FABRICATION PROCESSES
Advertisements

BEOL Al & Cu.
Silicon Wafer in Production: Type and Specification By Assoc. Prof. Dr. Uda Hashim School of Microelectronic Engineering.
CMOS Fabrication EMT 251.
Lecture 0: Introduction
ECE 6466 “IC Engineering” Dr. Wanda Wosik
Process Flow Steps Steps –Choose a substrate  Add epitaxial layers if needed –Form n and p regions –Deposit contacts and local interconnects –Deposit.
Machine Tools And Devices For Special Technologies Semiconductive component manufacturing Slovak University of Technology Faculty of Material Science and.
Chapter 2 Modern CMOS technology
VLSI Design Lecture 2: Basic Fabrication Steps and Layout
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Integrated Circuits (ICs)
Introduction to CMOS VLSI Design Lecture 0: Introduction
Device Fabrication Technology
For the exclusive use of adopters of the book Introduction to Microelectronic Fabrication, Second Edition by Richard C. Jaeger. ISBN © 2002.
1 Lecture 5: IC Fabrication The Transistor Revolution First transistor Bell Labs, 1948 © Rabaey: Digital Integrated Circuits 2nd.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #5.
ECE 424 – Introduction to VLSI Design Emre Yengel Department of Electrical and Communication Engineering Fall 2012.
Semiconductor Manufacturing Processes Micro Electronics Fabrication.
MEMs Fabrication Alek Mintz 22 April 2015 Abstract
Device Fabrication Example
The science that drives modern computers. COS 116, Spring 2012 Adam Finkelstein.
Introduction Integrated circuits: many transistors on one chip.
ES 176/276 – Section # 2 – 09/19/2011 Brief Overview from Section #1 MEMS = MicroElectroMechanical Systems Micron-scale devices which transduce an environmental.
Semiconductor Processing (front-end) Stuart Muter /02/2002.
ISAT 436 Micro-/Nanofabrication and Applications MOS Transistor Fabrication David J. Lawrence Spring 2001.
Z. Feng VLSI Design 1.1 VLSI Design MOSFET Zhuo Feng.
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
How Chips Are Made? May 21 st, Agenda Introduction How Chips are made? How Transistors are made? How Chips are made? Question and Answers.
Lecture on Integrated Circuits (ICs)
MonolithIC 3D Inc., Patents Pending MonolithIC 3D ICs RCAT approach 1 MonolithIC 3D Inc., Patents Pending.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Manufacturing Process
Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –
Integrated Circuit Devices Professor Ali Javey Summer 2009 Fabrication Technology.
VLSI, Lecture 1 A review of microelectronics and an introduction to MOS technology Department of Computer Engineering, Prince of Songkla.
Carrier Mobility and Velocity Mobility - the ease at which a carrier (electron or hole) moves in a semiconductor Mobility - the ease at which a carrier.
Metallization: Contact to devices, interconnections between devices and to external Signal (V or I) intensity and speed (frequency response, delay)
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
Chapter 4 Overview of Wafer Fabrication
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
Techniques for Synthesis of Nano-materials
Text Book: Silicon VLSI Technology Fundamentals, Practice and Modeling Authors: J. D. Plummer, M. D. Deal, and P. B. Griffin Class: ECE 6466 “IC Engineering”
Feb 2007Stith1 Semiconductors Material, Components, and Manufacture Joseph Stith February 2007.
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
©2008 R. Gupta, UCSD COSMOS Summer 2008 Chips and Chip Making Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
Nanometer Technology © Copyright 2002, Fairview Ridge Partners, LLC All Rights Reserved Nanometer Technology AKI Expert Session.
CMOS VLSI Fabrication.
CMOS FABRICATION.
Thin Film Deposition. Types of Thin Films Used in Semiconductor Processing Thermal Oxides Dielectric Layers Epitaxial Layers Polycrystalline Silicon Metal.
PACKAGE FABRICATION TECHNOLOGY Submitted By: Prashant singh.
1 Device Fabrication And Diffusion Overview 5 and 8 February 2016 Silicon Wafer Production-Refer to Chapter “0” Prologue Raw material ― Polysilicon nuggets.
Antenna Project in Cameron clean room Wafer preparation, conductor deposition, photolithography.
Definition History Fabrication process Advantages Disadvantages Applications.
Farooq Ahmad Shah Manufacturing of Microprocessor.
Nanotechnologies for Electronics
Basic Planar Processes
Integrated Circuits.
What is IC????? An integrated circuit (IC), sometimes called a chip or microchip, is a semiconductor wafer on which thousands or millions of tiny resistors,
Prof. Jang-Ung Park (박장웅)
Modern Semiconductor Devices for Integrated Circuits (C. Hu) Slide 3-1 Chapter 3 Device Fabrication Technology About transistors (or 10 billion for.
INTRO TO TDM AND BUM TDM – Top Down Manufacturing
INTRO TO TDM AND BUM TDM – Top Down Manufacturing
Chapter 1.
Fundamentals of VLSI and Fabrication Technology
Basic Planar Process 1. Silicon wafer (substrate) preparation
Presentation transcript:

Semiconductor Training The Industry Insert Conax Semi Brochure Semiconductor Training The Market Semiconductor Training The Process & Equipment

Semiconductor Training The Industry Semi is a Trade Organization that manufacturers of semiconductor manufacturing equipment belong to, companies such as Applied Materials, ASM, AMSL, Veeco (formerly Emcore), Moore Technologies, Novellus, Lam Research, etc. Conax has joined this organization as of February SIA is a Trade Organization that manufacturers of semiconductors (chips) belong to, companies such as Intel, Texas Instruments, Motorola, AMD, Analog Devices, National Semiconductor, etc.

Semiconductor Training The Industry Semiconductor Industry Association (SIA) European Electronic Component Association (EECA) Japan Electronics & Information Technology Industries Association (JEITA) Korean Semiconductor Industry Association (KSIA) Taiwan Semiconductor Industry Association (TSIA) The International Technology Roadmap for Semiconductors (ITRS) is an assessment of the semiconductor technology requirements. The ITRS identifies the technological challenges and needs facing the semiconductor industry over the next 15 years. It is sponsored by:

Semiconductor Training The Industry Glossary Fab (Wafer Fabrication Facility…manufacturer may have multiple Fabs at a given location) Susceptor (device that holds a wafer) Photolithography (standard method of transferring a circuit pattern to a wafer) Reticle (the “negative” used to project a circuit pattern over a portion of a wafer) Front End (the making of the silicon portion of a chip, or die) Front End Of Line or FEOL (the building of the device into and on the silicon wafer) Back End Of Line or BEOL (the laying down of the metal interconnects on the wafer) Back End (the packaging of the die into a plastic or ceramic package) Cluster vs. Batch (Processing wafers individually or in groups) HAST (Highly Accelerated Stress Test to check life of an IC and/or test new robustness of designs) LSI (Large Scale Integration, chip with 1,000 – 100,000 components) VLSI (Very Large Scale Integration, chip with 100,000 – 1,000,000 components) ULSI (Ultra Large Scale Integration, chip with over 1,000,000 components) CD (Critical Dimension) CVD (Chemical Vapor Deposition and its many variations)

Semiconductor Training The Industry Glossary Units of Measure… 1 millimeter = 1,000 micrometers or 1,000 micron 1 micron = 1,000 nanometers = 10,000 angstrom 1 angstrom = one-billionth of a meter Nanotechnology (the use of geometries smaller than 100 nm) Node (the geometry size being used, typically the half-pitch of DRAM geometries, reached 90 nm in 2004; a node is a 30% reduction in chip geometry, typically happens every 2 – 3 years) MOS ( M etal O xide S emiconductor) pMOS (MOS with positive wells in a negative wafer) nMOS (MOS with negative wells in a positive wafer) CMOS ( C omplementary MOS, combining both pMOS and nMOS) Die or Dice (one integrated circuit cut from a wafer)

Semiconductor Training The Industry Moore’s Law: Every 2 years, Chip Memory will quadruple. This general law has been applied to all major chip measures such as component density/shrinkage of geometry, speed, power consumption, etc.

Semiconductor Training The Industry Moore’s Law: Every 2 years, Chip Memory will quadruple. This general law has been applied to all major chip measures such as component density/shrinkage of geometry, speed, power consumption, etc.

Semiconductor Training The Process & Equipment

“Pulling a Crystal” Silicon ingots are grown to the desired diameter. Silicon is naturally neutral (no charge). During manufacture, they are chemically doped as “p-type” (positive) or “n-type” (negative).

Semiconductor Training The Process & Equipment Epitaxial Reactors are used to grow additional layers of silicon on the surface of a newly produced wafer. This is done to make a wafer with slight surface defects usable, and to improve diode and transistor performance as geometries decrease. Both of these factors make epi more important as the industry migrates towards larger diameter wafers.

Semiconductor Training The Process & Equipment Moore Technologies’ (formerly Applied Materials) Epitaxial Barrel Reactor Original 3-Zone ReactorNew 8-Zone Reactor Susceptor to hold Wafers

Semiconductor Training The Process & Equipment Moore Technologies’ (formerly Applied Materials) Epitaxial Barrel Reactor Cut-away view showing perimeter heating lamps (with susceptor removed). Note the center IR temperature sensor with 3 “eyes”. This sensor measures temperature during process runs. During calibration, the Conax Triple- point is inserted into a calibration susceptor to check the IR unit’s readings.

Semiconductor Training The Process & Equipment CVD can be used to deposit layers of insulation (dielectric), semiconductor, or conductors. There are many variations of CVD. CVD APCVD RPCVD LPCVD PECVD HDPCVD UHV/CVD MOCVD

Semiconductor Training The Process & Equipment Ion Implantation is the process used to create localized areas of relative positive or negative charge. The ions are shielded from the silicon by either an oxide or by a resist mask.

Semiconductor Training The Process & Equipment Stripping, or ashing is done to remove the resist following its use. The ions used are reactive only to the resist and nothing to the wafer, oxide or other coatings.

Semiconductor Training The Process & Equipment Following ion implantation, the crystal structure of the wafer is damaged. Some sort of heating process is typically done after each implantation to anneal, or reorder the wafer crystal structure. RTP, or Rapid Thermal Processing is the most common method to quickly anneal the wafer without causing other high temperature related damage. RTP: ClusterFurnace: Batch

Semiconductor Training The Process & Equipment

Metal interconnects on the wafer surface are commonly made of aluminum, which does not deposit well with CVD. PVD is used for coating with aluminum, also called sputtering.

CMP (Chemical Mechanical Polishing, or Planarization) uses both chemicals and abrasives to smooth the surface of a wafer are points along its processing. As geometries continue to shrink, clear focus is needed photolithography to attain reliable circuits. CMP also important in Damascene Process. Semiconductor Training The Process & Equipment

Semiconductor Training The Market The top OEMs (Original Equipment Manufacturers)

Semiconductor Training The Market The top End Users (chip manufacturers)

Semiconductor Training The Market

Web site: Semi Sub-site

Semiconductor Training The Market Temperature Sensors Semi Sub-site Compression Seal Fittings

Semiconductor Training The Market Semi Temperature Sensor Sub-site 7 Sample Applications See Individual links for details on each application.

Semiconductor Training The Market OEM: Applied Materials/Moore Technologies. Use: Calibrations for IR process control sensors. Price: $3,100 - $6,100 Notes: We custom make variations for customers with unique needs. Currently in talks to make a 7-Point variation for Wacker Siltronic and Sumco.

Semiconductor Training The Market OEM: Applied Materials/Moore Technologies. Use: Calibrations for IR process control sensors. Price: $400 Notes: We custom make variations for customers with unique needs. We have made a dual version for Wacker Siltronic.

Semiconductor Training The Market OEM: ASM Epsilon Reactor Series. Use: Process control temperature sensors for Epitaxial Wafer Coating. Price: $1,300 per set, per reactor. Notes: Typical life is 1 month for a set of sensors.

Semiconductor Training The Market OEM: Veeco (Emcore) TurboDisc. Use: Process control molybdenum sheathed platinum T/C to control MOCVD process. Price: $400 - $600 per sensor. Notes: Price includes junction location x-ray and leak test report.

Semiconductor Training The Market OEM: Axcelis Use: Ion implantation process equipment. Price: $240 per sensor. Notes: None

Semiconductor Training The Market OEM: APT Use: Process control 2-wire RTD for wafer resist/bake/wash. Price: $25 per sensor x 49 sensors per plate = $1,225. Notes: Typical life is 1 month for a set of sensors.

Semiconductor Training The Market Semi Compression Seal Fitting Sub-site 5 Seal Applications See Individual links for details on each application.

Semiconductor Training The Market OEM: Espec/Despatch for Intel Use: Signal and T/C feed throughs for HAST (Highly Accelerated Stress Test) Chambers. Price: $2,500 - $5,000 per assembly, $45,000 per chamber. Notes: None

Semiconductor Training The Market OEM: Zygo Corporation Use: Fiber Optic Feedthroughs for Laser Interferometry Wafer Stage Movement measurements. Price: $2,500 - $6,000 per assembly, $7,500 to 15,000 per photolithography tool. Notes: Need for this type measurement is increasing due to shrinking chip geometries and new photolithography techniques that require the wafer to be exposed under vacuum.

Semiconductor Training The Market OEM Subsystems: In addition to the major tool makers like AMAT (Applied Materials), TEL (Tokyo Electron), etc., there are a multitude of subcomponent makers that supply the top-level tool makers. Some are large (like Zygo), and some are small (like Conax). Look into other companies that are involved as subsystem suppliers in the semiconductor industry.

Semiconductor Training The Market Selling to the Semiconductor Market OEMs: There are equipment manufacturers that make finished process equipment, and/or subsystems to finished process equipment located throughout the world. End Users: Just like with power plants, knowing the manufacturer of particular pieces of equipment will be helpful. For example, if someone is using a Applied Materials/Moore Technologies Epitaxial Barrel Reactor, we are the OEM of the calibration sensor. Just like with GE, we can provide the OEM part, or a modified/improved version if the customer is interested. End Users: Just like with power plants, if we’ve never made a sensor for a particular machine before, that does not mean that we can’t. Get a drawing, sample of a failed or new probe.

Semiconductor Training The Industry Insert Conax Semi Brochure Semiconductor Training The Market Semiconductor Training The Process & Equipment