HS06 on the last generation of CPU for HEP server farm Michele Michelotto 1.

Slides:



Advertisements
Similar presentations
Computer Abstractions and Technology
Advertisements

SAS Performance on SPARC T4 + Solaris: Customer experience performance study from the U.S. Bureau of Labor Statistics Edmond Cheng, Economist, Bureau of.
BY GAURAV GUPTA[13IS09F] PAWAN KUMAR THAKUR[13IS17F] Dynamic Management of Turbo Mode in Modern Multi-core Chips DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING.
Alastair Dewhurst, Dimitrios Zilaskos RAL Tier1 Acknowledgements: RAL Tier1 team, especially John Kelly and James Adams Maximising job throughput using.
An evaluation of the Intel Xeon E5 Processor Series Zurich Launch Event 8 March 2012 Sverre Jarp, CERN openlab CTO Technical team: A.Lazzaro, J.Leduc,
MULTICORE PROCESSOR TECHNOLOGY.  Introduction  history  Why multi-core ?  What do you mean by multicore?  Multi core architecture  Comparison of.
Hepmark project Evaluation of HEP worker nodes Michele Michelotto at pd.infn.it.
Nov COMP60621 Concurrent Programming for Numerical Applications Lecture 6 Chronos – a Dell Multicore Computer Len Freeman, Graham Riley Centre for.
OPTERON (Advanced Micro Devices). History of the Opteron AMD's server & workstation processor line 2003: Original Opteron released o 32 & 64 bit processing.
Presented by: Yash Gurung, ICFAI UNIVERSITY.Sikkim BUILDING of 3 R'sCLUSTER PARALLEL COMPUTER.
The i9 Processor From INTEL By: Chad Sheppard. Little info about the new chip Coming from a great line of processors Intel Pentium 1, 2, 3, M, 4, 4HT.
Chapter 1 CSF 2009 Computer Performance. Defining Performance Which airplane has the best performance? Chapter 1 — Computer Abstractions and Technology.
Exploring The Green Blade Ken Lutz University of California, Berkeley LoCal Retreat, June 8, 2009.
Cosc 2150 Current CPUs Intel and AMD processors. Notes The information is current as of Dec 5, 2014, unless otherwise noted. The information for this.
Performance benchmark of LHCb code on state-of-the-art x86 architectures Daniel Hugo Campora Perez, Niko Neufled, Rainer Schwemmer CHEP Okinawa.
1 Chapter 01 Authors: John Hennessy & David Patterson.
Moving out of SI2K How INFN is moving out of SI2K as a benchmark for Worker Nodes performance evaluation Michele Michelotto at pd.infn.it.
COMPUTER ARCHITECTURE
Alleviating Constraints with Resource Pools & Live Migration with Enhanced VMotion* Breakout Session# 2823 Raghu Yeluri Sr. Architect Intel Corporation.
Computer Performance Computer Engineering Department.
Last Time Performance Analysis It’s all relative
Farm Completion Beat Jost and Niko Neufeld LHCb Week St. Petersburg June 2010.
Hardware Trends. Contents Memory Hard Disks Processors Network Accessories Future.
C OMPUTER O RGANIZATION AND D ESIGN The Hardware/Software Interface 5 th Edition Chapter 1 Computer Abstractions and Technology Sections 1.5 – 1.11.
Energy Savings with DVFS Reduction in CPU power Extra system power.
HS06 on new CPU, KVM virtual machines and commercial cloud Michele Michelotto 1.
Fast Benchmark Michele Michelotto – INFN Padova Manfred Alef – GridKa Karlsruhe 1.
Evolution of Microprocessors Microprocessor A microprocessor incorporates most of all the functions of a computer’s central processing unit on a single.
Hyper Threading Technology. Introduction Hyper-threading is a technology developed by Intel Corporation for it’s Xeon processors with a 533 MHz system.
Harnessing Multicore Processors for High Speed Secure Transfer Raj Kettimuthu Argonne National Laboratory.
MULTICORE PROCESSOR TECHNOLOGY.  Introduction  history  Why multi-core ?  What do you mean by multicore?  Multi core architecture  Comparison of.
How are they called?.
HS06 on last generation of HEP worker nodes Berkeley, Hepix Fall ‘09 INFN - Padova michele.michelotto at pd.infn.it.
Multi-core CPU’s April 9, Multi-Core at BNL First purchase of AMD dual-core in 2006 First purchase of Intel multi-core in 2007 –dual-core in early.
Processors with Hyper-Threading and AliRoot performance Jiří Chudoba FZÚ, Prague.
Chap 4: Processors Mainly manufactured by Intel and AMD Important features of Processors: Processor Speed (900MHz, 3.2 GHz) Multiprocessing Capabilities.
HS06 performance per watt and transition to SL6 Michele Michelotto – INFN Padova 1.
HEPMARK2 Consiglio di Sezione 9 Luglio 2012 Michele Michelotto - Padova.
PROCESSOR Ambika | shravani | namrata | saurabh | soumen.
I7’s Core. Intel’s Core i7 Content Overview Socket SSE 4.2 Instruction Set Cores –Intel Quickpath Interconnect –Nehalem - new micro-architecture –EP,
From Westmere to Magny-cours: Hep-Spec06 Cornell U. - Hepix Fall‘10 INFN - Padova michele.michelotto at pd.infn.it.
New CPU, new arch, KVM and commercial cloud Michele Michelotto 1.
The last generation of CPU processor for server farm. New challenges Michele Michelotto 1.
© 2008 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice ProLiant G5 to G6 Processor Positioning.
PASTA 2010 CPU, Disk in 2010 and beyond m. michelotto.
Hardware Architecture
HPC/HTC vs. Cloud Benchmarking An empirical evaluation of the performance and cost implications Kashif Iqbal - PhD ICHEC, NUI Galway,
Moving out of SI2K How INFN is moving out of SI2K as a benchmark for Worker Nodes performance evaluation Michele Michelotto at pd.infn.it.
Multi-Core CPUs Matt Kuehn. Roadmap ► Intel vs AMD ► Early multi-core processors ► Threads vs Physical Cores ► Multithreading and Multi-core processing.
CERN IT Department CH-1211 Genève 23 Switzerland t IHEPCCC/HEPiX benchmarking WG Helge Meinhard / CERN-IT Grid Deployment Board 09 January.
SI2K and beyond Michele Michelotto – INFN Padova CCR – Frascati 2007, May 30th.
Benchmarking of CPU models for HEP application
Intel and AMD processors
Evaluation of HEP worker nodes Michele Michelotto at pd.infn.it
CCR Autunno 2008 Gruppo Server
Hardware 201: Selecting Database Hardware
Gruppo Server CCR michele.michelotto at pd.infn.it
Multiprocessing.
Worker Node per HEP – Technology update
How to benchmark an HEP worker node
Inc. 32 nm fabrication process and Intel SpeedStep.
Low Power processors in HEP
Gruppo Server CCR michele.michelotto at pd.infn.it
How INFN is moving out of SI2K has a benchmark for Worker Nodes
Passive benchmarking of ATLAS Tier-0 CPUs
Morgan Kaufmann Publishers
Comparing dual- and quad-core performance
CERN Benchmarking Cluster
INFN - Padova michele.michelotto at pd.infn.it
Run time performance for all benchmarked software.
Presentation transcript:

HS06 on the last generation of CPU for HEP server farm Michele Michelotto 1

The HEP server for CPU farm 2  Two socket  Rack mountable: 1U, 2U, dual twin, blade  Multicore  About 2GB per logical cpu  x86-64  Intel or AMD

AMD 3

Interlagos 4

Intel roadmap 5

New Intel Naming After Several generation of Xeon 5n xx 51xx (Woodcrest /Core 2c 65nm) 53xx (Clovertown / Core 4c 65nm) 54xx (Harpertown / Penryn 4c 45nm) 55xx (Gainestown / Nehalem 4c/8t 45nm) 56xx (aka Gulftown / Nehalem 6c/12t 45) Now Xeon E5 26xx “Sandy Bridge” EP 8c/16t nm ) 6

The dual proc Xeon E5 26xx 7

Configuration Software 8  Operating System: SL release 5.7 (Boron)  Compiler: gcc version (Red Hat )  HEP-SPEC06 based on SPEC CPU 1.2 (32bit)  HEP-SPEC06 64 bit (default config + remove “–m32”)  2GB per core unless explicitly stated

AMD x16core 64GB at 2.1( up to 2.6) GHz 9

At 64bit 10

Dynamic clock 11

Opteron 6272: from 32 to 64 bit 12

Intel Xeon E x 8c/16t 64GB at 2.2 (up to 2.8) GHz 13

Xeon E5 at 64 bit 14

Several slopes due to Turbo Mode 15

From 32 to 64 bit 16

Intel vs AMD Running 64bit application AMD is better than what one would expect if one measures it with a 32bit benchmark like HS06 17

Xeon E5 Memory effect 18

Intel Xeon E HT ON vs HT OFF 19

Xeon E5 – HT ON vs HT OFF 20

AMD Opteron 21

New x16core vs old x12core 22

Normalize on the nominal clock 64bit 23 HS06

Architectures compared A Bulldozer core contains the equivalent of 2 cores of the previous generation They have about the same performances at 24 threads (6174 full loaded) With less threads better performances due to dynamic clock increase From 24 to 32 better performances due to the increased number of cores Increase in performance more visible at 64 bit 24 relative performance

Intel Xeon E5 25

Intel Xeon 2.2 GHz vs Old Xeon 2.66 GHz 26

Sandy Bridge 2.2GHz vs Nehalem 2.66 GHz 27 relative performance

Clock normalization 28

Architectures compared A Sandy Bridge core has about 40% more throughput at same clock Increase in performance slightly better at 64 bit With more than 12 cores better performances due to the added cores 29 relative performance

Intel vs. AMD 30

Intel architecture vs. AMD architecture One AMD core (not a Bulldozer core) gives 70% to 77% of the performances of a Intel Xeon 26xx core Even less (55%) when the server is mostly idle but our servers usually aren’t An economic comparison should take in account of cost of procurements (Euro/HS06). The list price of Intel processors is higher than the AMD processor We didn’t compare the Power consumption (Watt/HS06) 31

To do 32  Redo all the measurement with SL6.x  Redo all the measurement with RH7 o SL7  Make measurements of power consumption

Thank you. Q & A 33