Error Detection/Correction Section 1.7 Section 3.9 Bonus Material: Hamming Code.

Slides:



Advertisements
Similar presentations
EET 1131 Unit 6 Exclusive-OR and Exclusive-NOR Gates
Advertisements

Hamming Code.
10.1 Chapter 10 Error Detection and Correction Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
ERROR CORRECTION.
The Binary Numbering Systems
Combinational Logic and Verilog. XORs and XNORs XOR.
Parity Generator and Checker
Module 8.  In Module 3, we have learned about Exclusive OR (XOR) gate.  Boolean Expression AB’ + A’B = Y also A  B = Y  Logic Gate  Truth table ABY.
EET 1131 Unit 6 Exclusive-OR and Exclusive-NOR Gates  Read Kleitz, Chapter 6.  Do Unit 6 e-Lesson.  Homework #6 and Lab #6 due next week.  Quiz next.
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.
Chapter 6 Errors, Error Detection, and Error Control.
Chapter 3: Channel Coding (part 1)
Chapter 1 Binary Systems 1-1. Digital Systems
Parity. 2 Datasheets TTL:  CMOS: 
Quantum Error Correction SOURCES: Michele Mosca Daniel Gottesman Richard Spillman Andrew Landahl.
CSCI 4550/8556 Computer Networks Comer, Chapter 7: Packets, Frames, And Error Detection.
PART III DATA LINK LAYER. Position of the Data-Link Layer.
Long distance communication Multiplexing  Allow multiple signals to travel through one medium  Types Frequency division multiplexing Synchronous time.
CS335 Networking & Network Administration Wednesday, April 7 PacketsPackets, Frames, and Error DetectionFramesError Detection.
Data Communications Chapter 7 Error Detection. Despite the best prevention techniques, errors may still happen. To detect an error, something extra has.
Hamming It Up with Hamming Codes CSE 461 Section Week 3.
Synchronous - Asynchronous Data Transmission. Asynchronous ► The sender and receiver are not Synchronised. ► The sender sends only one character at a.
Chapter 10 Error Detection and Correction
Rutvi Shah1 ERROR CORRECTION & ERROR DETECTION Rutvi Shah2 Data can be corrupted during transmission. For reliable communication, errors must be detected.
Digital Logic Lecture 4 Binary Codes The Hashemite University Computer Engineering Department.
1 Kyung Hee University Data Link Layer PART III. 2 Kyung Hee University Position of the data-link layer.
Error Detection and Correction
Logic Design Dr. Yosry A. Azzam. Binary systems Chapter 1.
1 Data Link Layer Lecture 20 Imran Ahmed University of Management & Technology.
McGraw-Hill©The McGraw-Hill Companies, Inc., 2004 Data Link Layer PART III.
CIT 307 Online Data Communications Error Detection Module 11 Kevin Siminski, Instructor.
10.1 Chapter 10 Error Detection and Correction Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
ICOM 6115©Manuel Rodriguez-Martinez ICOM 6115 – Computer Networks and the WWW Manuel Rodriguez-Martinez, Ph.D. Lecture 14.
Data Link Layer: Error Detection and Correction
Exclusive OR Gate. Logically, the exclusive OR (XOR) operation can be seen as either of the following operations:exclusive OR (XOR) 1. A AND NOT B OR.
Practical Session 10 Error Detecting and Correcting Codes.
ECE453 – Introduction to Computer Networks Lecture 4 – Data Link Layer (I)
Unit 5 Lecture 2 Error Control Error Detection & Error Correction.
CS3505: DATA LINK LAYER. data link layer  phys. layer subject to errors; not reliable; and only moves information as bits, which alone are not meaningful.
McGraw-Hill©The McGraw-Hill Companies, Inc., 2004 Data Link Layer PART III.
Error Detection and Correction
Chapter 7 - Packets, Frames and Error Detection 1. Concepts of Packets 2. Motivation for Packet Switching 3. Framing 4. Frame Formats 5. Transmission Errors.
CS 1110 Digital Logic Design
Error Detection.
CS 111 – Sept. 13 Error detection Error correction Review/practice chapter 1 questions Commitment: –Please read sections 2.1 and 2.2.
Signed Binary Numbers Arithmetic Subtraction – In 2’s-complement form: Example: 1.Take the 2’s complement of the subtrahend (including the sign bit) and.
10.1 Chapter 10 Error Detection and Correction Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
1 Kyung Hee University Error Detection and Correction.
McGraw-Hill©The McGraw-Hill Companies, Inc., 2004 Data Link Layer PART III.
Data Link Layer 1. 2 Single-bit error 3 Multiple-bit error 4.
ERROR DETECTION AND CORRECTION Chapter 8 Data Communications & Networking ERROR DETECTION AND CORRECTION Chapter 8 First Semester 2007/2008.
Data Transmission and Networks Transmission error checking & correcting.
Combinational Logic Design
10.1 Types of Errors 10.2 Detection 10.3 Error Correction.
Error Detection and Correction
ERROR DETECTION AND CORRECTION
Cyclic Redundancy Check (CRC)
Character coding schemes
Exclusive OR Gate.
Data Link Layer.
PART III Data Link Layer.
Chapter 3 The Data Link Layer.
Basic concepts Networks must be able to transfer data from one device to another with complete accuracy. Data can be corrupted during transmission. For.
Chapter 7 Error Detection and Correction
EET107/3 DIGITAL ELECTRONICS 1
COMPUTER NETWORKS CS610 Lecture-5 Hammad Khalid Khan.
Error Detection and Correction
Error Detection and Correction
Error Detection and Correction
Presentation transcript:

Error Detection/Correction Section 1.7 Section 3.9 Bonus Material: Hamming Code

ASCII Code

Format effector: control layout Communication Control Characters: frame a text message.

ASCII Examples ASCII A= ASCII T=

ASCII Code (Y) (N) If the probability of a bit flipping event is 1%, what is the likely hood that 4 bits are flipped simultaneously?

Parity Bit ASCII characters are stored one per byte (8 bits) The leftmost bit is called the parity bit A parity bit is an extra bit included with a message to make the total number of 1’s either even or odd.

Examples of Parity Bit Even Parity – ASCII A= – ASCII T= Odd Parity – ASCII A= – ASCII T=

Signal Transmission Algorithm (Even Parity System) A parity bit is generated and attached to the raw data An eight-bit sequence including the parity bit are sent. The parity of each character is checked at the receiving end. If the parity of the received character is not even, then at least one bit has changed value during transmission. The sender must retransmit the signal.

Parity Generator The circuit that generates the parity bit in the transmitter is called a parity generator. (Truth Table)

Parity Checker The Circuit that checks the parity in the receiver is called a parity checker.

Limitation of Parity Checking (1)

Hardware implementation Review of two-terminal XOR/XNOR Three terminal XOR/XNOR Hardware Implementation

Two-terminal XOR

Gate Level Implementation of XOR

Alternative Implementation of XOR

Parity Generator The circuit that generates the parity bit in the transmitter is called a parity generator. (Truth Table)

Three-Terminal XOR

Four-Input Odd Function

Parity Error Check

Error Correction Hamming Code Use check bits to correct error

Raw Data Notation: (bit 1, bit 2, bit 3)

Add Check Bits Notation: (bit 1, bit 2, bit 3, bit 4, bit 5, bit 6) CC0C00 CC0C01 CC0C10 CC0C11 CC1C00 CC1C01 CC1C10 CC1C11

Generate the First Check Bit 0C0C000C0C011C0C101C0C111C1C001C1C010C1C100C1C110C0C000C0C011C0C101C0C111C1C001C1C010C1C100C1C11

Generate the Second Check Bit 000C00 010C01 100C10 110C11 111C00 101C01 011C10 001C11

Generate the third Check Bit

Hamming Code Blue: Check bits Black: Data bits

Error in a Data Bit

Error in the Check Bit