Constructive Computer Architecture Arvind Computer Science & Artificial Intelligence Lab Massachusetts Institute of Technology 6.175: L01 – September 3,

Slides:



Advertisements
Similar presentations
Los pintores españoles
Advertisements

LAS MENINAS. By Velazquez. THE MAIDS OF HONOR. Velazquez painted it in It is a big picture painted with oil on a canvas. You can see it at THE MUSEO.
VELÁZQUEZ IN EL PRADO Alicia Doblas Guerra.. INTRODUCTION This is a plan for primary children, grade 6th, to develop in Art and Crafts in a bilingual.
CEG3420 L1 Intro.1 Copyright (C) 1998 UCB CEG3420 Computer Design Lecture 1 Philip Leong.
Evolution and History of Programming Languages Software/Hardware/System.
El arte Diego Velazquez Diego Rodríguez de Silva y Velázquez was a Spanish painter who is considered to have been the country's greatest baroque.
Final Class, ECE472 Midterm #2 due today – 1-5% extra credit for written report of Dally’s video Oral presentation of class project: today Graduate students:
Reconfigurable Computing in the Undergraduate Curriculum Jason D. Bakos Dept. of Computer Science and Engineering University of South Carolina.
ArtistasArtistas El arte del mundo hispano. El Greco ( ) Born on the island of Crete, Greece Settled in Toledo, España – the city was one of his.
Lecture 2: Spanish Baroque JOSE DE RIBERA, Martyrdom of St. Bartholomew, ca. 1639, Oil on canvas, 7’8”x7’8”. Museo del Prado, Madrid.
Museo del Prado by Alexandro Velazquez Hours: Monday10:00 am – 8:00 pm Tuesday10:00 am – 8:00 pm Wednesday10:00 am – 8:00 pm Thursday10:00 am – 8:00 pm.
By Richard Gonzales Computer Art September
Constructive Computer Architecture Arvind Computer Science & Artificial Intelligence Lab Massachusetts Institute of Technology 6.S195: L01 – September.
Constructive Computer Architecture Tutorial 4: SMIPS on FPGA Andy Wright 6.S195 TA October 7, 2013http://csg.csail.mit.edu/6.s195T04-1.
El Prado By: Shelby Blyn Spanish II (Museo Del Prado)
CSE430/830 Course Project Tutorial Instructor: Dr. Hong Jiang TA: Dongyuan Zhan Project Duration: 01/26/11 – 04/29/11.
Conference title1 A New Methodology for Studying Realistic Processors in Computer Science Degrees Crispín Gómez, María E. Gómez y Julio Sahuquillo DISCA.
Lecture 1: Welcome Computer Architecture Kai Bu
CSCE 430/830 Course Project Guidelines By Dongyuan Zhan Feb. 4, 2010.
CS-2710 Computer Organization Dr. Mark L. Hornick web: faculty-web.msoe.edu/hornick – CS-2710 info syllabus, homework, labs… –
Infrastructure design & implementation of MIPS processors for students lab based on Bluespec HDL Students: Danny Hofshi, Shai Shachrur Supervisor: Mony.
CS/ECE 3330 Computer Architecture Kim Hazelwood Fall 2009.
CS355 Advanced Computer Architecture Fatima Khan Prince Sultan University, College for Women.
SPREE RTL Generator RTL Simulator RTL CAD Flow 3. Area 4. Frequency 5. Power Correctness1. 2. Cycle count SPREE Benchmarks Verilog Results 3. Architecture.
Famous Spanish Painter He was born is Seville in the country of Spain. When he was about 13 years old he was apprenticed to a painter, Francisco.
Constructive Computer Architecture Arvind Computer Science & Artificial Intelligence Lab Massachusetts Institute of Technology 6.175: L01 – September 9,
TEMPLATE DESIGN © Hardware Design, Synthesis, and Verification of a Multicore Communication API Ben Meakin, Ganesh Gopalakrishnan.
Lecture 01: Welcome Computer Architecture! Kai Bu
Ugly vs Beautiful can we find some universal truths?
DIEGO VELAZQUEZ. LAS MENINAS. By: Charo Cabanes.
Computer Organization and Architecture Tutorial 1 Kenneth Lee.
Constructive Computer Architecture Tutorial 3 Debugging BSV Andy Wright TA September12, 2014http://csg.csail.mit.edu/6.175T01-1.
Infrastructure design & implementation of MIPS processors for students lab based on Bluespec HDL Students: Danny Hofshi, Shai Shachrur Supervisor: Mony.
Ted Pedersen – CS 3011 – Chapter 10 1 A brief history of computer architectures CISC – complex instruction set computing –Intel x86, VAX –Evolved from.
Computer Engineering 1502 Advanced Digital Design Professor Donald Chiarulli Computer Science Dept Sennott Square
FPGA-based Fast, Cycle-Accurate Full System Simulators Derek Chiou, Huzefa Sanjeliwala, Dam Sunwoo, John Xu and Nikhil Patil University of Texas at Austin.
 Pablo Picasso (Guernica)– Jasmine  Las Cuevas de Altamira– Nick  Diego Velazquez (La Infanta Margarita)– Christine.
1 chapter 1 Computer Architecture and Design ECE4480/5480 Computer Architecture and Design Department of Electrical and Computer Engineering University.
6.S078 - Computer Architecture: A Constructive Approach Combinational circuits Arvind Computer Science & Artificial Intelligence Lab. Massachusetts Institute.
Performed By: Yahel Ben-Avraham and Yaron Rimmer Instructor: Mony Orbach Semesterial (possibly bi-semesterial) Winter /12/2012.
EECS 322 March 18, 2000 RISC - Reduced Instruction Set Computer Reduced Instruction Set Computer  By reducing the number of instructions that a processor.
Constructive Computer Architecture Tutorial 4: Running and Debugging SMIPS Andy Wright TA October 10, 2014http://csg.csail.mit.edu/6.175T04-1.
Recen progress R93088 李清新. Recent status – about hardware design Finishing the EPXA10 JPEG2000 project. Due to the DPRAM problem can’t be solved by me,
Lecture 1: Introduction CprE 585 Advanced Computer Architecture, Fall 2004 Zhao Zhang.
Computer Architecture Lecture 7: Microprogrammed Microarchitectures Prof. Onur Mutlu Carnegie Mellon University Spring 2013, 1/30/2013.
Lecture 01: Welcome Computer Architecture! Kai Bu
Implementing RISC Multi Core Processor Using HLS Language - BLUESPEC Liam Wigdor Instructor Mony Orbach Shirel Josef Semesterial Winter 2013.
Diego Velázquez He was born June 6, 1599, in Seville, Spain. He died August 6, 1660, in Madrid.
Introduction CSE 410, Spring 2005 Computer Systems
Constructive Computer Architecture
Welcome to CSE 502 Introduction.
ECE 3056: Architecture, Concurrency and Energy in Computation
Artists Create Puzzles, Scientists Solve Them
CS 21a: Intro to Computing I
HASim Implementing a Functional/Timing Partitioned Microprocessor Simulator with an FPGA Nirav Dave*, Michael Pellauer*, Joel Emer†*, & Arvind* Massachusetts.
Computer Architecture CSCE 350
Los pintores españoles
Constructive Computer Architecture
Superscalar Processors & VLIW Processors
Artists Create Puzzles, Scientists Solve Them
EE 4xx: Computer Architecture and Performance Programming
Welcome to CSE 502 Introduction.
CMSC 611: Advanced Computer Architecture
Diego Velázquez.
THE ECE 554 XILINX DESIGN PROCESS
THE ECE 554 XILINX DESIGN PROCESS
CPE 626 Advanced VLSI Design, Spring 2002 Admin
Presentation transcript:

Constructive Computer Architecture Arvind Computer Science & Artificial Intelligence Lab Massachusetts Institute of Technology 6.175: L01 – September 3, 2014 September 3, L01-1

6.175 Course Staff Instructor  Arvind   Sally Lee   Andy Wright  Teaching Assistant Adminis- tration For most up-to-date information and handouts please consult the course website: September 3, L01-2

Computing Devices Then… EDSAC, University of Cambridge, UK, 1949 September 3, L01-3

Computing Devices Now Dramatic progress in terms of size, speed, cost, reliability September 3, L01-4

Computer architecture is about designing machines to meet some power, performance, cost and size constraints September 3, L01-5

Studying Computer Architecture A method of constructing machines: Machine descriptions which can be simulated in software and synthesized into hardware Quantitative evaluation: To what extent designs meet various design criteria Testing and verification: Does the machine do what it is supposed to do This course is about “construction” September 3, L01-6

Constructing and Deconstructing A venerable method of studying any class of artifacts an example from the art world... September 3, L01-7

Las Meninas (The Maids of Honour) Diego Velázquez 1656 Portrait of Infanta Margarita, the daughter of King Philip IV, in Royal Alcazar, Madrid September 3, L01-8 Pictures removed for copyright protection. Please visit the following link to view the pictures:

Different lighting September 3, L01-9 Pictures removed for copyright protection. Please visit the links to view pictures: Also just type “velasquez maids of honor pictures” in google

It is big! Museo del Prado, Madrid September 3, L01-10 Pictures removed for copyright protection. Please visit the links to view pictures: Also just type “velasquez maids of honor pictures” in google

Engages the viewer The most important painting in Western art history September 3, L01-11 Pictures removed for copyright protection. Please visit the links to view pictures: Also just type “velasquez maids of honor pictures” in google

Spanish tradition Diego Velasquez El Greco 1541–1614 Francisco de Goya 1746–1828 Pablo Picasso September 3, L01-12 Pictures removed for copyright protection. Please visit the links to view pictures:

Picasso In 1956, at the 300 th anniversary of Diego Velázquez’s Las Meninas, Picasso revisited Madrid to see the painting The story goes he came back and locked himself in his studio for three months and painted 58 versions of it – deconstructing and constructing – not copying All can be seen at Museu Picasso in Barcelona Why? Picasso was 75 and very aware of his Spanish heritage. Was he trying to improve upon the master’s work? September 3, L01-13 In fine arts one is encouraged to copy masters as a way of learning

Deconstructing & Constructing: Las Meninas September 3, L01-14 Just type “maids of honor Picasso” in google All of Picasso’s copies of Las Meninas are the Picasso Museum in Barcelona

Infanta Margarita Perplexed? Distracted by sun light? September 3, L01-15 Just type “maids of honor Picasso” in google All of Picasso’s copies of Las Meninas are the Picasso Museum in Barcelona

Deconstructing & Constructing: Las Meninas – Infanta Margarita September 3, L01-16 Just type “maids of honor Picasso” in google All of Picasso’s copies of Las Meninas are the Picasso Museum in Barcelona

Deconstructing & Constructing: Las Meninas September 3, L01-17 Just type “maids of honor Picasso” in google All of Picasso’s copies of Las Meninas are the Picasso Museum in Barcelona

Deconstructing & Constructing: Las Meninas September 3, L01-18 Just type “maids of honor Picasso” in google All of Picasso’s copies of Las Meninas are the Picasso Museum in Barcelona

Deconstructing & Constructing: Las Meninas September 3, L01-19 Just type “maids of honor Picasso” in google All of Picasso’s copies of Las Meninas are the Picasso Museum in Barcelona

Picasso reportedly said that I cannot improve it but these are my Meninas September 3, L01-20

Deconstructing Microprocesors: MIPS R10K Deconstruct R10K to construct our Las Maninases Modern processors are complex: ALUs, pipelining, caches and cache coherence, branch predictors, virtual memory,... Designs must be balanced and meet some design constraints September 3, L01-21

Our Meninas: Various SMIPS Processors Non-Pipelined: 1 Cycle, 2 Cycle, 4 Cycle Pipelined: 2-stage with and without data hazards; pipelines with up to 6 stages Pipelines with multiple Branch Predictors Pipelines with Branch Predictors and Caches Pipelines with Exceptions Pipelines with TLBs and Virtual Memory Multi-core Processors with coherent shared memory All these are evaluated quantitatively using C benchmarks run in simulation and on real hardware September 3, L01-22

The goals of this subject Study computer architecture by constructing many different machines Learn a new method of describing architectures where there is less emphasis on figures/diagrams and more emphasis on executable descriptions Each architecture and each part of it would be defined as executable code in BSV Learning BSV is about learning a model of parallel programming (all hardware is parallel) Learn about test benches, including designing your own Learn about quantitative evaluation of designs September 3, L01-23

Bluespec Compiler Xilinx Vivado Simulator Xilinx Vivado Simulator Xilinx Vivado Synthesis Xilinx Vivado Synthesis Bluespec Simulator Cycle Accurate Design Compiler/ Encounter BSV source Verilog RTL VCD outputGates Power Analysis ASIC BSV Design Flow September 3, L01-24

All the designs you do in this course can be implemented as ASICs without any changes in the source code. Time will not permit the class to explore ASICs but we will show sample synthesis results September 3, L01-25

Course information The class will meet three times a week (MWF 3pm to 4pm), accept for a few holidays Typically two classes every week are lectures while the third one is a tutorial Eight lab assignments; to be done individually A project/competition in the last two weeks to produce the fastest implementation or to try out a new cool architecture idea Labs + project constitute 10 grade units A = >75% on all 10 grade units; B = >75% on 7 grade units C = >50% on 7 grade units No Quizzes September 3, L01-26

Resources “Computer Architecture: A Constructive Approach”, Arvind, Rishiyur Nikhil, Joel Emer and Murali Vijayaraghavan BSV Reference manual For most up-to-date information and handouts please consult the course website: September 3, L01-27