Digital Temperature Sensing in a Variable Supply Environment EE241 Term Project Matthew Spencer Steven Callender Spring 2009.

Slides:

Advertisements

Similar presentations

Dynamic and Leakage Power Reduction in MTCMOS Circuits Using an Automated Efficient Gate Clustering Technique Mohab Anis, Shawki Areibi *, Mohamed Mahmoud.

Advertisements

2007 MURI Review The Effect of Voltage Fluctuations on the Single Event Transient Response of Deep Submicron Digital Circuits Matthew J. Gadlage 1,2, Ronald.

Specification Test Minimization for Given Defect Level Suraj Sindia Intel Corporation, Hillsboro, OR 97124, USA Vishwani D. Agrawal.

PRESENTATION#1. Introduction Motivation Key Research Labs Future Goals Applications Published Research Conclusion.

Quasi-Passive Cyclic DAC Gabor C. Temes School of EECS Oregon State University.

The Proportional-Integral-Derivative Controller

1 Accurate Power Grid Analysis with Behavioral Transistor Network Modeling Anand Ramalingam, Giri V. Devarayanadurg, David Z. Pan The University of Texas.

1 A Design Approach for Radiation-hard Digital Electronics Rajesh Garg Nikhil Jayakumar Sunil P Khatri Gwan Choi Department of Electrical and Computer.

Temperature Dependence of FPN in Logarithmic CMOS Image Sensors Dileepan Joseph¹ and Steve Collins² ¹University of Alberta, Canada ²University of Oxford,

Modelling, calibration and correction of nonlinear illumination-dependent fixed pattern noise in logarithmic CMOS image sensors Dileepan Joseph and Steve.

Jie Gao Joint work with Amitabh Basu*, Joseph Mitchell, Girishkumar Stony Brook Distributed Localization using Noisy Distance and Angle Information.

1 A Variation-tolerant Sub- threshold Design Approach Nikhil Jayakumar Sunil P. Khatri. Texas A&M University, College Station, TX.

An Algebraic Approach to Practical and Scalable Overlay Network Monitoring Yan Chen, David Bindel, Hanhee Song, Randy H. Katz Presented by Mahesh Balakrishnan.

Subthreshold Logic Energy Minimization with Application- Driven Performance EE241 Final Project Will Biederman Dan Yeager.

Chung-Kuan Cheng†, Andrew B. Kahng†‡,

Fred Chen & Lixin Su SOI DRAM Low Power, Multi-Gigabit DRAM Cell Design Issues Using SOI Technology Fred Chen & Lixin Su May 12, 1999 A Presentation for.

 Thermal Variation: temperature has a direct impact on the delay of CMOS gates; thermal variation might cause timing failures  Process Variation: process.

Threshold Voltage Assignment to Supply Voltage Islands in Core- based System-on-a-Chip Designs Project Proposal: Gall Gotfried Steven Beigelmacher 02/09/05.

Integrated Regulation for Energy- Efficient Digital Circuits Elad Alon 1 and Mark Horowitz 2 1 UC Berkeley 2 Stanford University.

FEE Perugia. A. Rivetti A FAST LARGE DYNAMIC RANGE SHAPING AMPLIFIER FOR PARTICLE DETECTOR FRONT-END A.Rivetti – P Delaurenti INFN – Sezione di Torino.

Voltage or Current References Requirements of a Reference Circuit: Should be independent of power supply Should be independent of temperature Should be.

Digital Circuits to Compensate for Energy Harvester Supply Variation Hao-Yen Tang David Burnett.

REFERENCE CIRCUITS A Reference Circuit is an independent voltage or current source which has a high degree of precision and stability. Requirements of.

Math 71A 3.1 – Systems of Linear Equations in Two Variables 1.

EE466: VLSI Design Power Dissipation. Outline Motivation to estimate power dissipation Sources of power dissipation Dynamic power dissipation Static power.

A modern NM registration system capable of sending data to the NMDB Helen Mavromichalaki - Christos Sarlanis NKUA TEAM National & Kapodistrian University.

Low Power Artificial Retina By Duha Jabakhanji. Objectives Design a subretinal implant. Design a temperature variable supply voltage (TVS). Integrate.

“ Near-Threshold Computing: Reclaiming Moore’s Law Through Energy Efficient Integrated Circuits ” By Ronald G. Dreslinski, Michael Wieckowski, David Blaauw,

1 CMOS Temperature Sensor with Ring Oscillator for Mobile DRAM Self-refresh Control IEEE International Symposium on Circuits and Systems, Chan-Kyung.

1 Process-Variation Tolerant Design Techniques for Multiphase Clock Generation Manohar Nagaraju +, Wei Wu*, Cameron Charles # + University of Washington,

Mehdi Sadi, Italo Armenti Design of a Near Threshold Low Power DLL for Multiphase Clock Generation and Frequency Multiplication.

Determining the Optimal Process Technology for Performance- Constrained Circuits Michael Boyer & Sudeep Ghosh ECE 563: Introduction to VLSI December 5.

A Linear Regulator with Fast Digital Control for Biasing of Integrated DC-DC Converters A-VLSI class presentation Adopted from isscc Presented by: Siamak.

An Efficient Algorithm for Dual-Voltage Design Without Need for Level-Conversion SSST 2012 Mridula Allani Intel Corporation, Austin, TX (Formerly.

MICAS Department of Electrical Engineering (ESAT) AID–EMC: Low Emission Digital Circuit Design Junfeng Zhou Wim Dehaene Update of the “Digital EMC project”

Improvement of Accuracy in Pipelined ADC by methods of Calibration Techniques Presented by : Daniel Chung Course : ECE1352F Professor : Khoman Phang.

Parameters Identification of Embedded PTAT Temperature Sensors for CMOS Circuits MIXDES '07. 14th International Conference on Mixed Design of Integrated.

Statistical Sampling-Based Parametric Analysis of Power Grids Dr. Peng Li Presented by Xueqian Zhao EE5970 Seminar.

1 A Cost-effective Substantial- impact-filter Based Method to Tolerate Voltage Emergencies Songjun Pan 1,2, Yu Hu 1, Xing Hu 1,2, and Xiaowei Li 1 1 Key.

On-Chip Sensors for Process, Aging, and Temperature Variation

1 ε -Optimal Minimum-Delay/Area Zero-Skew Clock Tree Wire-Sizing in Pseudo-Polynomial Time Jeng-Liang Tsai Tsung-Hao Chen Charlie Chung-Ping Chen (National.

The Effects of Operating Conditions on Speed and Power of Replica – Based SRAM Circuits Nika Sharifvaghefi Nicholas Kumar EE241 - Spring 2012.

A New Cost Effective Sensorless Commutation Method for Brushless DC Motors Without Phase Shift Circuit and Neutral Voltage 南台科大電機系 Adviser : Ying-Shieh.

Variation-Tolerant Circuits: Circuit Solutions and Techniques Jim Tschanz, Keith Bowman, and Vivek De Microprocessor Technology Lab Intel Corporation,

Weak SRAM Cell Fault Model and a DFT Technique Mohammad Sharifkhani, with special thanks to Andrei Pavlov University of Waterloo.

Math 10 Lesson #2 Inverse Variation Mrs. Goodman.

Patricia Gonzalez Divya Akella VLSI Class Project.

EE201C : Stochastic Modeling of FinFET LER and Circuits Optimization based on Stochastic Modeling Shaodi Wang

Physics. What is physics? The basics of all sciences. It involves motion, forces, energy, matter, heat, sound, light, and the composition of atoms.

Outline Background Hot-Carrier-Induced Issues

Bandgap Reference Voltage SVTH:Đặng Thanh Tiền. Bandgap Reference Voltage  Abstract  Introduction  Circuit of the BGR  Simulation  Conclusion  References.

Masaya Miyahara, James Lin, Kei Yoshihara and Akira Matsuzawa Tokyo Institute of Technology, Japan A 0.5 V, 1.2 mW, 160 fJ, 600 MS/s 5 bit Flash ADC.

Optical Spring Experiments With The Glasgow 10m Prototype Interferometer Matt Edgar.

“ Methodology to characterize the performance of IEEE nodes to be deployed in multi- hop environments ” “ Marc Portoles Comeras, Andrey Krendzel,

Delay-based Spread Spectrum Clock Generator Subramaniam Venkatraman Matthew Leslie University of California, Berkeley EE 241 Final Presentation May 9 th.

Introduction to ECE530 Analog Electronics What is it? Outline Why?

PROCEED: Pareto Optimization-based Circuit-level Evaluation Methodology for Emerging Devices Shaodi Wang, Andrew Pan, Chi-On Chui and Puneet Gupta Department.

Quantum Computing Are We There Yet?

- TMS - Temperature Monitoring System in Topix Olave Jonhatan INFN section of Turin and Politecnico P PANDA Collaboration Meeting December 9 th

BIG DATA Initiative SMART SubstationBig Data Solution.

3. Signal conditioning Sensors are very rarely directly connected to the registering instruments, as the signal may be too weak, incompatible or noisy.

Analytical Delay and Variation Modeling for Subthreshold Circuits

Post-Silicon Calibration for Large-Volume Products

Characterization of C2MOS Flip-Flop in Sub-Threshold Region

Multiport, Multichannel Transmission Line: Modeling and Synthesis

Improving Quantum Circuit Dependability

Computational Thinking

DeltaV Neural - Expert In Expert mode, the user can select the training parameters, recommend you use the defaults for most applications.

The Scientific Method.

TAKS Review Quiz 1) On your note card WRITE YOUR NAME on the top left line of one side. 2) Label ONE SIDE ) Label the other side ) Sit quietly.

Presentation transcript:

Digital Temperature Sensing in a Variable Supply Environment EE241 Term Project Matthew Spencer Steven Callender Spring 2009

Classic Temperature Measurement is Analog Accurately Measures BJT Current Big, Power-Hungry, Analog Circuit [1] M. Pertijs, K. A. Makinwa, J. H. Huijsing. A CMOS Smart Temperature Sensor With a 3σ Inaccuracy of +/-0.1°C From -55°C to 125°C. IEEE JSSC, December 2005

Digital Replacements Ignore Real Effects [2] Poki Chen et al. An Accurate CMOS Time-to-Digital-Converter-Based Smart Temperature Sensor. JSSC 2005 Measure Delay Pretty Well Ignore Supply and Process [3] K. Woo, D. Ham et al. Dual-DLL-Based CMOS All-Digital Temperature Sensor for Microprocessor Thermal Monitoring. ISSCC 2009.

Outline Motivation Current sensors: What makes them good? Comparing digital sensors and Simulation Digitally Assisted Supply Correction Supply Insensitive Biasing

A Worrisome Graph from a Paper … Vdd to delay constants mismatched Optimal Resolution, not supply rejection

“Linear With Supply” Costs a Lot of Area

Can the We Correct for Supply with Math? Use Digital Algorithm to Help Measurement Use Several f(C) to Guess Vdd and T

Digital Correction Can’t Handle Vdd Errors Good Vdd Guess, but Bad T Guess Exponentially sensitive to Vdd

Accounting for V dd shifts: A Better Approach Strong coupling between V dd and temperature in delay variations Very hard to isolate each effect for a given delay variation (How much is due to Vdd and how much is due to temperature?) Solution: Supply insensitive biasing Idea: “remove” any V dd shifts from the point of view of the delay cells

Accounting for V dd shifts: A Better Approach Once delay variations are decoupled from supply shifts, problem becomes trivial Supply insensitive biasing is the most viable approach, but there are still issues: Device Sizes Topology: New approaches may need to be explored

Conclusion Literature ignores real environments Correcting for supply hasn’t worked yet Delay is a BAD temperature metric … But finding something else is hard

Thank You Questions?