Digital Signal Processor Bryant Carroll Matthew Carroll Bobby Kluttz Ian Morris.

Slides:



Advertisements
Similar presentations
Kuliah Rangkaian Digital Kuliah 7: Unit Aritmatika
Advertisements

ECE2030 Introduction to Computer Engineering Lecture 13: Building Blocks for Combinational Logic (4) Shifters, Multipliers Prof. Hsien-Hsin Sean Lee School.
Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223.
EE141 © Digital Integrated Circuits 2nd Arithmetic Circuits 1 Digital Integrated Circuits A Design Perspective Arithmetic Circuits Jan M. Rabaey Anantha.
Datorteknik ArithmeticCircuits bild 1 Computer arithmetic Somet things you should know about digital arithmetic: Principles Architecture Design.
Tutorial: Wednesday Week 3 Hand in on Monday, Do the questions for tutorials 1 & 2 at the back of the course notes (answers to tutorial 3 will be published.
JET Algorithm Attila Hidvégi. Overview FIO scan in crate environment JET Algorithm –Hardware tests (on JEM 0.2) –Results and problems –Ongoing work on.
1 ALUs. 2 Topics: ALU Overview - core of the integer datapath - 2 operands, 32-bits wide, plus control signals Exercise: A simple multiplier.
Parallel Adder Recap To add two n-bit numbers together, n full-adders should be cascaded. Each full-adder represents a column in the long addition. The.
EE 382 Processor DesignWinter 98/99Michael Flynn 1 AT Arithmetic Most concern has gone into creating fast implementation of (especially) FP Arith. Under.
CSE-221 Digital Logic Design (DLD)
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 24 - Subsystem.
Modern VLSI Design 2e: Chapter 6 Copyright  1998 Prentice Hall PTR Topics n Multipliers.
IMPLEMENTATION OF µ - PROCESSOR DATA PATH
VLSI Design Spring03 UCSC By Prof Scott Wakefield Final Project By Shaoming Ding Jun Hu
1 Design of a Parallel-Prefix Adder Architecture with Efficient Timing-Area Tradeoff Characteristic Sabyasachi Das University of Colorado, Boulder Sunil.
Chapter # 5: Arithmetic Circuits Contemporary Logic Design Randy H
High Dynamic Range Emeka Ezekwe M11 Christopher Thayer M12 Shabnam Aggarwal M13 Charles Fan M14 Manager: Matthew Russo 6/26/
Contemporary Logic Design Arithmetic Circuits © R.H. Katz Lecture #24: Arithmetic Circuits -1 Arithmetic Circuits (Part II) Randy H. Katz University of.
Combinational circuits
CS 151 Digital Systems Design Lecture 33 Arithmetic Logic Unit (ALU)
ENGIN112 L26: Shift Registers November 3, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 26 Shift Registers.
TEAM ADD Cary Converse Mark Galligan Belinda Stuart Chenqian Gan Portable Instruments Company (PICo) Contract Proposal.
Real time DSP Professors: Eng. Julian Bruno Eng. Mariano Llamedo Soria.
Chapter 6 Digital Arithmetic: Operations and Circuits ECE 221 Intro
Institute of Applied Microelectronics and Computer Engineering College of Computer Science and Electrical Engineering, University of Rostock Slide 1 Color.
Chapter # 5: Arithmetic Circuits
Topic: Arithmetic Circuits Course: Digital Systems Slide no. 1 Chapter # 5: Arithmetic Circuits.
5-1 Programmable and Steering Logic Chapter # 5: Arithmetic Circuits.
HCL and ALU תרגול 10. Overview of Logic Design Fundamental Hardware Requirements – Communication: How to get values from one place to another – Computation.
Description and Analysis of MULTIPLIERS using LAVA.
EECS Components and Design Techniques for Digital Systems Lec 16 – Arithmetic II (Multiplication) David Culler Electrical Engineering and Computer.
IKI b-Arithmetic Logic Unit (ALU) Bobby Nazief Semester-I The materials on these slides are adopted from: CS231’s Lecture Notes at UIUC,
REGISTER TRANSFER & MICROOPERATIONS By Sohaib. Digital System Overview  Each module is built from digital components  Registers  Decoders  Arithmetic.
A Reconfigurable Low-power High-Performance Matrix Multiplier Architecture With Borrow Parallel Counters Counters : Rong Lin SUNY at Geneseo
Lecture 11, Advance Digital Design
EE2174: Digital Logic and Lab Professor Shiyan Hu Department of Electrical and Computer Engineering Michigan Technological University CHAPTER 8 Arithmetic.
Universal college of engineering & technology. .By Harsh Patel)
Combinational Circuits
A four function ALU A 00 ADD B MUX SUB 11 Result AND OR
LOGIC OPTIMIZATION USING TECHNOLOGY INDEPENDENT MUX BASED ADDERS IN FPGA Project Guide: Smt. Latha Dept of E & C JSSATE, Bangalore. From: N GURURAJ M-Tech,
Team OR Project Design Presentation Jacob Breiholz Emilio Esteban Gabriel Ritter ECE 3663 – Spring 2014 University of Virginia.
Topics Multipliers..
1 Lecture 14 Binary Adders and Subtractors. 2 Overview °Addition and subtraction of binary data is fundamental Need to determine hardware implementation.
Multioperand Addition
Lecture #23: Arithmetic Circuits-1 Arithmetic Circuits (Part I) Randy H. Katz University of California, Berkeley Fall 2005.
Comparison of Various Multipliers for Performance Issues 24 March Depart. Of Electronics By: Manto Kwan High Speed & Low Power ASIC
Institute of Applied Microelectronics and Computer Engineering College of Computer Science and Electrical Engineering, University of Rostock Slide 1 Spezielle.
Chapter 8 Computer Arithmetic. 8.1 Unsigned Notation Non-negative notation  It treats every number as either zero or a positive value  Range: 0 to 2.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Dr. Shi Dept. of Electrical and Computer Engineering.
EE141 Arithmetic Circuits 1 Chapter 14 Arithmetic Circuits Rev /12/2003 Rev /05/2003.
Chapter 6. Digital Arithmetic: Operations and Circuits
Multiplication
Multiplying 2 Digit Factors
? 1 ten 1 ten = 10 ones How many ten?
Multiplication
Multipliers Multipliers play an important role in today’s digital signal processing and various other applications. The common multiplication method is.
Arithmetic Circuits (Part I) Randy H
Number Systems and Circuits for Addition
Topics Multipliers..
ECE 352 Digital System Fundamentals
ECE 352 Digital System Fundamentals
Lecture 9 Digital VLSI System Design Laboratory
Comparison of Various Multipliers for Performance Issues
Description and Analysis of MULTIPLIERS using LAVA
UNIVERSITY OF MASSACHUSETTS Dept
UNIVERSITY OF MASSACHUSETTS Dept
Arithmetic Building Blocks
Chapter 14 Arithmetic Circuits (II): Multiplier Rev /12/2003
Computer Architecture
Presentation transcript:

Digital Signal Processor Bryant Carroll Matthew Carroll Bobby Kluttz Ian Morris

Overview Capabilities Capabilities Special Features Special Features Advantages and Benefits Advantages and Benefits Summary Summary Questions Questions

Capabilities Seven basic arithmetic functions Seven basic arithmetic functions AND AND OR OR ADD ADD SUB SUB PASS PASS NOP NOP SHIFT SHIFT 8x8 Wallace Tree Multiplier 8x8 Wallace Tree Multiplier

Special Features Combined adder-subtracter component Combined adder-subtracter component Sized for maximum speed Sized for maximum speed S0S0 S3S3 S1S1 S2S2 D 1 0 A 0 B 0 A 3 B 3 A 2 B 2 A 1 B Full Adder Full Adder Full Adder Full Adder

Wallace Tree Multipler  Complex function  8x8 Multiplier  16 bit output  More efficient than other common multipliers

Advantages and Benefits Increased performance Increased performancespeed Decreased production Decreased productioncosts Large computation power Large computation power without reduced speed

Results without Multiplier Area: 4311µm Area: 4311µm Delay: 4.3 ns Delay: 4.3 ns Active Power: mW Active Power: mW Design Metric: Design Metric:

Results with Multiplier Area: Area: Delay: Delay: Active Power: Active Power: Design Metric: Design Metric:

Summary Capabilities Capabilities Special Features Special Features Advantages and Benefits Advantages and Benefits

Questions?