Branch Predictor Animations Bi-modal, Local, Global CS450/650 Winter 2013 Andrew Morton.

Slides:



Advertisements
Similar presentations
For(int i = 1; i
Advertisements

Dynamic Branch Prediction (Sec 4.3) Control dependences become a limiting factor in exploiting ILP So far, we’ve discussed only static branch prediction.
Branch Predictor Animations Bi-modal, Local, Global CS450/650 Andrew Morton.
A Simple Critical Section Protocol There are N concurrent processes P 1,…,P N that share some data. A process accessing the shared data is said to execute.
Yue Hu David M. Koppelman Lu Peng A Penalty-Sensitive Branch Predictor Department of Electrical and Computer Engineering Louisiana State University.
A PPM-like, tag-based predictor Pierre Michaud. 2 Main characteristics global history based 5 tables –one 4k-entry bimodal (indexed with PC) –four 1k-entry.
CPE 731 Advanced Computer Architecture ILP: Part II – Branch Prediction Dr. Gheith Abandah Adapted from the slides of Prof. David Patterson, University.
1 Lecture: Branch Prediction Topics: branch prediction, bimodal/global/local/tournament predictors, branch target buffer (Section 3.3, notes on class webpage)
1 Lecture 8: Branch Prediction, Dynamic ILP Topics: branch prediction, out-of-order processors (Sections )
CS 152 Computer Architecture & Engineering Andrew Waterman University of California, Berkeley Section 8 Spring 2010.
1 Lecture 8: Branch Prediction, Dynamic ILP Topics: branch prediction, out-of-order processors (Sections )
Combining Branch Predictors
EECC551 - Shaaban #1 lec # 5 Winter Reduction of Control Hazards (Branch) Stalls with Dynamic Branch Prediction So far we have dealt with.
Computer Architecture Instruction Level Parallelism Dr. Esam Al-Qaralleh.
Evaluation of Branch Predictors Using High-density-branch Programs Fang Pang MEng. Lei Zhu MEng. Electrical and Computer Engineering Department University.
Dynamic Branch Prediction
CIS 429/529 Winter 2007 Branch Prediction.1 Branch Prediction, Multiple Issue.
CS 7810 Lecture 6 The Impact of Delay on the Design of Branch Predictors D.A. Jimenez, S.W. Keckler, C. Lin Proceedings of MICRO
1 A 64 Kbytes ITTAGE indirect branch predictor André Seznec INRIA/IRISA.
Analysis of Branch Predictors
Инвестиционный паспорт Муниципального образования «Целинский район»
(x – 8) (x + 8) = 0 x – 8 = 0 x + 8 = x = 8 x = (x + 5) (x + 2) = 0 x + 5 = 0 x + 2 = x = - 5 x = - 2.
17 - Jumps & Branches. The PC PC marks next location in Fetch, Decode, Execute cycle.
CS430 © 2006 Ray S. Babcock LZW Coding Lempel-Ziv-Welch.
1 Lecture: Out-of-order Processors Topics: branch predictor wrap-up, a basic out-of-order processor with issue queue, register renaming, and reorder buffer.
Sim-outorder 사용법 Brnach Prediction 순천향대학교 정보기술공학부 이상정.
照片档案整理 一、照片档案的含义 二、照片档案的归档范围 三、 卷内照片的分类、组卷、排序与编号 四、填写照片档案说明 五、照片档案编目及封面、备考填写 六、数码照片整理方法 七、照片档案的保管与保护.
공무원연금관리공단 광주지부 공무원대부등 공적연금 연계제도 공무원연금관리공단 광주지부. 공적연금 연계제도 국민연금과 직역연금 ( 공무원 / 사학 / 군인 / 별정우체국 ) 간의 연계가 이루어지지 않고 있 어 공적연금의 사각지대가 발생해 노후생활안정 달성 미흡 연계제도 시행전.
Жюль Верн ( ). Я мальчиком мечтал, читая Жюля Верна, Что тени вымысла плоть обретут для нас; Что поплывет судно громадней «Грейт Истерна»; Что.
EECS 370 Discussion 1 xkcd.com. EECS 370 Discussion Topics Today: – Control Hazards – Branch Prediction – Project 3 – stackoverflow Example 2.
מאת: יעקב דדוש. פיסול –בין יחיד לרבים יחידה 1 לתלמיד המתבונן לפניך שתי יצירות פיסוליות. התבונן וכתוב (בשקופית הבאה) מהם ההבדלים בין הפסלים המוצגים לפניך?
Dynamic Branch Prediction
Lecture: Out-of-order Processors
CS203 – Advanced Computer Architecture
Lecture: Branch Prediction
Multiperspective Perceptron Predictor with TAGE
Lecture: Branch Prediction
COSC3330 Computer Architecture Lecture 15. Branch Prediction
CS 152 Computer Architecture & Engineering
Lecture 19: Branches, OOO Today’s topics: Instruction scheduling
ARM Control Structures
So far we have dealt with control hazards in instruction pipelines by:
Dynamic Hardware Branch Prediction
Lecture: Static ILP, Branch Prediction
INC 161 , CPE 100 Computer Programming
Lecture 18: Pipelining Today’s topics:
Lecture: Branch Prediction
Lecture: Out-of-order Processors
Dynamic Branch Prediction
Lecture 19: Branches, OOO Today’s topics: Instruction scheduling
8085 MICROPROCESSOR 8085 CPU Registers and Status Flags S Z AC P C A B
So far we have dealt with control hazards in instruction pipelines by:
CHAPTER 4 COUNTER.
Lecture 20: OOO, Memory Hierarchy
Lecture 18: Pipelining Today’s topics:
ARM Control Structures
So far we have dealt with control hazards in instruction pipelines by:
So far we have dealt with control hazards in instruction pipelines by:
Adapted from the slides of Prof
So far we have dealt with control hazards in instruction pipelines by:
So far we have dealt with control hazards in instruction pipelines by:
So far we have dealt with control hazards in instruction pipelines by:
Branch Predictor Animations
So far we have dealt with control hazards in instruction pipelines by:
So far we have dealt with control hazards in instruction pipelines by:
Consider the following code segment for a loop: int a = 3, b = 4;
Gang Luo, Hongfei Guo {gangluo,
Programming Fundamental
Lecture 7: Branch Prediction, Dynamic ILP
Location Counter (LC) = 0 while line of code <> END if ORG
Presentation transcript:

Branch Predictor Animations Bi-modal, Local, Global CS450/650 Winter 2013 Andrew Morton

Code Example 1 int i=0, j=3; 2 do { 3 j += 3; 4 b1: if(i == 0) 5 j %= 5; 6 b2: if(j < 2) 7 j++; 8 i++; 9 b3: } while(i<2); lineijb1b2b3 103 lineijb1b2b lineijb1b2b lineijb1b2b lineijb1b2b lineijb1b2b lineijb1b2b lineijb1b2b lineijb1b2b lineijb1b2b lineijb1b2b lineijb1b2b lineijb1b2b

Bimodal Predictor (b2) individual 2-bit up/down counter – initial state = 10 lineijb1b2b xx 10 xx counters PC 0110

Local Predictor (b2) shared 2-bit up/down counters – initial states = 10 individual local histories – initialized to 11 lineijb1b2b counters PC10 local histories 11 xx

Global Predictor (b1,b2,b3) shared 2-bit up/down counters – initial states = 10 one global history – initialized to 11 lineijb1b2b counters PC10 global history