NanoFab Trainer Update Nick Reeder, April 11, 2014.

Slides:



Advertisements
Similar presentations
Working with Profiles in IX1D v 3 – A Tutorial © 2006 Interpex Limited All rights reserved Version 1.0.
Advertisements

NanoFab Trainer Update Nick Reeder, January 18, 2013.
FABRICATION PROCESSES
CMOS Process at a Glance
NanoFab Simulator Update Nick Reeder, May 31, 2012.
Prototype Showcase  What is a metamaterial?  How our 2-D sample was created  How our phase mask was created  SEM images of 2-D sample and phase mask.
Fabrication of p-n junction in Si Silicon wafer [1-0-0] Type: N Dopant: P Resistivity: Ω-cm Thickness: µm.
Pattern transfer by etching or lift-off processes
MEMS Cell Adhesion Device Andrea Ho Mark Locascio Owen Loh Lapo Mori December 1, 2006.
Sample Devices for NAIL Thermal Imaging and Nanowire Projects Design and Fabrication Mead Mišić Selim Ünlü.
ACTFEL Alternating Current Thin Film Electroluminescent Lamps.
The Deposition Process
Device Fabrication Example
NanoFab Trainer Update Nick Reeder, March 14, 2014.
NanoFab Simulator Update Nick Reeder, April 20, 2012.
McGill Nanotools Microfabrication Processes
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
NanoFab Trainer Update Nick Reeder, April 5, 2013.
XP New Perspectives on Microsoft Access 2002 Tutorial 51 Microsoft Access 2002 Tutorial 5 – Enhancing a Table’s Design, and Creating Advanced Queries and.
Click mouse or hit space bar to advance slides All slides property of Cronos, all rights reserved Silicon Substrate Add nitride.
Nano/Micro Electro-Mechanical Systems (N/MEMS) Osama O. Awadelkarim Jefferson Science Fellow and Science Advisor U. S. Department of State & Professor.
IC Process Integration
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
ECE484: Digital VLSI Design Fall 2010 Lecture: IC Manufacturing
Virtual NanoFab A Silicon NanoFabrication Trainer
NanoFab Simulator Layout Nick Reeder, Dec 16, 2011.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
Self Forming Barrier Layers from CuX Thin Films Shamon Walker, Erick Nefcy, Samir Mehio Dr. Milo Koretsky, Eric Gunderson, Kurt Langworthy Sponsors: Intel,
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #4. Ion Implantation  Introduction  Ion Implantation Process  Advantages Compared to Diffusion  Disadvantages.
NanoFab Trainer Nick Reeder June 28, 2012.
High Temperature Oxidation of TiAlN Thin Films for Memory Devices
Tecport E-beam Evaporator Process parameters. METALS: 1.Aluminium. 2.Chromium. 3.Gold. 4.Titanium. 5.Hafnium. 6.Nickel. OXIDES: 1. Aluminium Oxide. 2.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
NanoFab Trainer Update Nick Reeder, February 28, 2014.
Center for Materials for Information Technology an NSF Materials Science and Engineering Center Optical Lithography Lecture 13 G.J. Mankey
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
IC Fabrication/Process
NanoFab Simulator Update Nick Reeder, May 17, 2012.
1. Chapter 20 Managing Shared Documents 3 Working Together on Documents Word provides features to help workgroup members collaborate on documents. Insert.
NanoFab Trainer Update Nick Reeder, March 1, 2013.
Dynamic Behavior of MOS Transistor. The Gate Capacitance t ox n + n + Cross section L Gate oxide x d x d L d Polysilicon gate Top view Gate-bulk overlap.
FULTEC / RPI GaN MESFET Process Flow
PestPac Software. Leads The Leads Module allows you to track all of your pending sales for your company from the first contact to the close. By the end.
LITHOGRAPHY IN THE TOP-DOWN PROCESS - BASICS
NanoFab Trainer Update Nick Reeder, April 25, 2014.
XP New Perspectives on Microsoft Office Access 2003, Second Edition- Tutorial 5 1 Microsoft Office Access 2003 Tutorial 5 – Enhancing a Table’s Design.
Fab - Step 1 Take SOI Wafer Top view Side view Si substrate SiO2 – 2 um Si confidential.
EE141 Manufacturing 1 Chapter 2 Manufacturing Process and CMOS Circuit Layout 1 st rev. : March 7, nd rev. : April 10, 2003.
Thin films
Manufacturing Process I
1) Wafer Cleaning Oxidizing – Field Oxide
Chapter 1 & Chapter 3.
NanoFab Simulator Update
List of materials which have been evaporated:
Silicon Wafer cm (5’’- 8’’) mm
Corial 200R 11/17/2018 Simplicity, performance, and upgradability in a system designed for R&D environments RIE capabilities over a variety of materials.
Easy-to-use Reactive Ion Etching equipment
Add nitride Silicon Substrate.
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
Simple-to-use, manually-loaded batch RIE system
Easy-to-use Reactive Ion Etching equipment
Manufacturing Process I
Simple-to-use, manually-loaded batch RIE system
Chapter 1.
NanoFab Trainer Update
Manufacturing Process I
Photolithography.
Add nitride Silicon Substrate
1) Wafer Cleaning Oxidizing – Field Oxide (~130 nm)
Presentation transcript:

NanoFab Trainer Update Nick Reeder, April 11, 2014

Update to Exposure Code New code creates UV intensity profile based on incident intensity, width of mask opening, distance of mask from surface, and thickness of resist layer. Intensity profile is a Gaussian function whose width is based on a 2-dimensional look-up table, with opening width and distance-plus- one-half-resist-thickness as the look-up parameters. How to populate this look-up table with realistic numbers?

Sample Runs with Varying Mask Height Next two slides compare two 10-second exposures with same mask and same resist layer, but with mask at different heights above the surface.

Note that exposed area is wider but degree of exposure is less.

Sample Runs with Varying Distance between Mask Openings Next three slides compare three 10-second exposures with same resist layer and same mask height, but with two mask openings separated by different distances.

Is it reasonable that exposed areas merge at the top but not at the bottom?

Update to Materials Database To model the effect of layers between the resist and the substrate, materials database now contains a value for the complex refractive index (at 365 nm) of each material. Values are from (except for photoresists). See next slide for values used.

Refractive Index Values MaterialRefractive Index All photoresists i Al2O i SiO i Si3N i Ta2O i TiO i Ge i Si i MaterialRefractive Index Ag i Al i Au i Cr i Cu i Ni i Pt i Ti i

Update to Exposure Code Code now handles layers of material between the resist and the substrate. Current assumptions: – All layers have uniform thickness across the width of the structure. – Resist is the top layer.

Sample Runs with Multiple Layers Next three slides compare 10-second exposure with layers of: – Photoresist above glass substrate – Photoresist above SiO2 above glass substrate – Photoresist above Al above glass substrate Should users have the option of using non-Si substrate (such as glass)?

Ten-second exposure, photoresist above glass substrate.

Ten-second exposure, photoresist above SiO2 layer above glass substrate.

Ten-second exposure, photoresist above Al layer above glass substrate. Note emergence of standing-wave pattern. Is it reasonable that exposed area is also wider with Al than in previous samples?

Next Steps: Varying Layer Thicknesses Code needs to handle cases such as: – Layer thicknesses constant for each mask opening, but different for different openings. – Layer thicknesses vary within a mask opening. How to handle this?

Next Steps: Resist Under Other Layers What should happen if there is a layer of some other material on top of the resist? – Is this a realistic scenario that we should address, or should we somehow prevent the user from doing it in the first place?

MNT Conference June 4-6 in Albuquerque. I plan to distribute software on CDs so that people can start using it and provide feedback.

Date Added To-Do Item Who’s Responsible Date Finished 3/16/12Write code to provide top-down view of mask.NR 3/30/12Add Cl 2 as an etchant.NR 2/11/14 3/30/12 Write code to implement polish, given user parameters of grit size & time. NR 3/30/12 Provide algorithm to determine polish rate given material and grit size. JM 4/20/12Incorporate Andrew’s code for photoresist exposure.NR 4/20/12Fix photoresist underhang problem in spin-coat code.NR 5/4/12 Write code to implement stopping powers of layers to determine whether underlying Si is doped during implantation. NR 5/27/12Write code to implement lift-off.NR1/29/14 5/29/12Write code to implement bake of photoresist.NR 5/31/12 Provide realistic limits on the following user-provided parameters: pressure and temperature when performing CVD; dose and ion energy when performing implantation. AS 6/28/12Niu suggests iterating etch code in seconds instead of minutes.NR2/9/14 1/18/13 Provide look-up table data for 1.) CVD deposition rates based on user- supplied pressure & temperature; 2.) evaporation deposition rates based on user-supplied current & voltage; 3.) sputter deposition rates of Au, Ni, Pt, W, Si 3 N 4, Ta 2 O 5, TiO 2, and Si based on user-supplied pressure & power. AS 1/18/13Write code to implement annealing after implantation.NR 1/18/13Write code to implement doping by diffusion.NR

Date Added To-Do ItemWho’s Responsible Date Finished 3/1/13 Write code to implement projection lithography as well as contact lithography. NR 4/14/13 Decide whether to accept Nick’s suggested edits (sent on 4/14/13 and 5/8/13) to Andrew’s seventeen tutorial chapters. AS 6/19/13 Surinder suggests automatically filling in dialog-box parameters if user clicks a point in a “View Rate” graph. NR 10/23/13 Jamshid suggests providing link in dialog boxes to display the relevant “View Rate” graph. NR1/21/14 10/30/13 Jamshid’s student Rajput suggests making it easier for user to know which solvents etch which materials. NR1/21/14 11/3/13Fix bug causing photoresist spikes per Jamshid’s student Chico.NR1/6/14 11/3/13Address performance issue per Jamshid’s student Jarrod.NR2/2/14 Write code to track and plot time, cost, quality of user operations.NR Provide algorithm for tracking time, cost, quality of user operations.AS Write code to implement cleaning.NR Write code to implement profilometer.NR Record video clips (in.flv format) of lab operations.AS & JM Write online help text.NR Test the trainer and report problems to Nick.ALL 1/17/14Revise CVD code to distinguish LPCVD and PECVD.NR 1/28/14 Provide empirical algorithm for finding intensity profile at resist surface given intensity, opening width, airgap, resist thickness. AS3/14/14